




NPD8301-03 N-Channel Monolithic Dual JFETs

General Description

The NPD8301 thru NPD8303 series of N-channel monolithic dual JFETs is designed for low cost, high performance differential amplifiers requiring tightly matched gate-source voltage, low drift, high common-mode rejection, and low output conductance.

Absolute Maximum Ratings (25°C)

Gate-to-Gate Voltage	±40V
Gate-Drain or Gate-Source Voltage	-40V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55°C to +125°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (1/16" from case for 10 seconds)	300°C



Electrical Characteristics (25°C unless otherwise noted)

PARAMETER	CONDITIONS	NPO8301			NPO8302			NPO8303			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
I _{GSS}	Gate Reverse Current V _{DS} = 0, V _{GS} = -20V, (Note 1)			-100			-100			-100	µA
V _{GS(off)}	Gate Source Cutoff Voltage V _{DS} = 20V, I _D = 1 nA	-0.5		-3.5	-0.5		-3.5	-0.5		-3.5	V
BV _{GSS}	Gate Source Breakdown Voltage V _{GS} = 0, I _G = -1 µA	-40		40			40			40	V
I _{DSS}	Saturation Drain Current V _{DS} = 20V, V _{GS} = 0, (Note 2)	0.5		6.0	0.5		6.0	0.5		6.0	mA
I _G	Gate Current, (Note 1) V _{DG} = 20V, I _D = 200 µA			100			100			100	µA
V _{GS}	Gate Source Voltage V _{DS} = 20V, I _D = 200 µA	-0.3		-4.0	-0.3		4.0	-0.3		-4.0	V
g _{fs}	Common Source Forward Transconductance V _{DS} = 20V, V _{GS} = 0 V _{DG} = 20V, I _D = 200 µA	1000		4000	1000		4000	1000		4000	µmho
g _{os}	Common Source Output Conductance V _{DS} = 20V, V _{GS} = 0 V _{DS} = 20V, I _D = 200 µA	700		1200	700		1200	700		1200	
C _{iss}	Common-Source Input Capacitance V _{DS} = 20V, V _{GS} = 0		4.5			4.5			4.5		
C _{rss}	Common Source Reverse Transfer Capacitance V _{DS} = 20V, V _{GS} = 0		1.2			1.2			1.2		µF
e _n	Equivalent Short Circuit Input Noise Voltage V _{DS} = 20V, I _D = 200 µA		15			15			15		nV/√Hz
V _{GS1} -V _{GS2}	Differential Gate Source Voltage V _{DG} = 20V, I _D = 200 µA			5			10			15	mV
Δ V _{GS1} -V _{GS2} /ΔT	Gate-Source Differential Drift V _{DG} = 20V, I _D = 200 µA, T _A = 25°C to T _B = 85°C			10			15			25	µV/°C
CMRR	Common Mode Rejection Ratio V _{DD} = 10V to V _{DD} = 20V, I _D = 200 µA, (Note 3)	70	80			80			80		dB

Note 1: Approximately doubles for every 10°C increase in T_A.
Note 2: Pulse test duration = 300 µs; duty cycle ≤ 3%.
Note 3: CMRR = 20 log₁₀ [ΔV_{DD}/Δ|V_{GS1}-V_{GS2}|], ΔV_{DD} = 10V.