




NPD8301-03 N-Channel Monolithic Dual JFETs

General Description

The NPD8301 thru NPD8303 series of N-channel monolithic dual JFETs is designed for low cost, high performance differential amplifiers requiring tightly matched gate-source voltage, low drift, high common-mode rejection, and low output conductance.

Absolute Maximum Ratings (25°C)

Gate-to-Gate Voltage	$\pm 40V$
Gate-Drain or Gate-Source Voltage	-40V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55°C to +125°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (1/16" from case for 10 seconds)	300°C



Electrical Characteristics (25°C unless otherwise noted)

PARAMETER	CONDITIONS	NPO8301			NPO8302			NPO8303			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
I _{GSS}	Gate Reverse Current $V_{DS} = 0, V_{GS} = -20V$, (Note 1)			-100			-100			-100	pA
V _{GSS(off)}	Gate Source Cutoff Voltage	$V_{DS} = 20V, I_D = 1\text{ nA}$	-0.5		-3.5	-0.5		-3.5	-0.5	-3.5	V
BV _{GSS}	Gate Source Breakdown Voltage	$V_{GS} = 0, I_G = 1\mu A$	-40			40			40		
I _{DSS}	Saturation Drain Current	$V_{DS} = 20V, V_{GS} = 0$, (Note 2)	0.5	6.0	0.5		6.0	0.5		6.0	mA
I _G	Gate Current, (Note 1)			100			100			100	pA
V _{GS}	Gate Source Voltage	$V_{DG} = 20V, I_D = 200\mu A$	-0.3	4.0	-0.3		4.0	-0.3		-4.0	V
g _f	Common Source Forward Transconductance	$V_{DS} = 20V, V_{GS} = 0$	1000	4000	1000		4000	1000		4000	
g _{os}	Common Source Output Conductance	$V_{DG} = 20V, I_D = 200\mu A$	700	1200	700		1200	700		1200	
				20			20			20	μmho
C _{iss}	Common-Source Input Capacitance			4.5			4.5			4.5	
C _{rss}	Common Source Reverse Transfer Capacitance	$V_{DS} = 20V, V_{GS} = 0$	f = 1 MHz		1.2		1.2			1.2	μF
e _n	Equivalent Short Circuit Input Noise Voltage	$V_{DS} = 20V, I_D = 200\mu A$	f = 100 Hz		15		15			15	$\frac{nV}{\sqrt{Hz}}$
V _{GS1} -V _{GS2}	Differential Gate Source Voltage	$V_{DG} = 20V, I_D = 200\mu A$			5			10		15	mV
Δ V _{GS1} -V _{GS2}	Gate-Source Differential Drift	$V_{DG} = 20V, I_D = 200\mu A$, $T_A = 25^\circ C$ to $T_B = 85^\circ C$			10			15		25	$\mu V/\text{ }^\circ C$
CMRR	Common Mode Rejection Ratio	$V_{DD} = 10V$ to $V_{DD} = 20V, I_D = 200\mu A$, (Note 3)	70	80			80			80	dB

Note 1: Approximately doubles for every 10°C increase in T_A .

Note 2: Pulse test duration = 300 μs; duty cycle ≤ 3%.

Note 3: CMRR = $20 \log_{10} [\Delta V_{DD}/\Delta(V_{GS1}-V_{GS2})]$, $\Delta V_{DD} = 10V$.