

monolithic dual n-channel JFETs designed for . . .



NPD8301 NPD8302 NPD8303

- FET Input Amplifiers
- Low and Medium Frequency Differential Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

Performance Curves NQP See Section 4


BENEFITS

- Low Cost
- Automatic Insertion Package
- Symmetrical Pin Out Allows Socket Insertion in Either Direction
- Isolated Gate Leads Minimize Stray Leakages
- Minimum System Error and Calibration
 - 5 mV Offset Maximum (NPD8301)
 - CMRR 80 dB Typically
- Simplifies Amplifier Design
 - Low Output Conductance

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-To-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55 to +125°C
Operating Temperature Range	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	260°C

8-Pin Mini DIP
See Section 5



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic	NPD8301			NPD8302			NPD8303			Unit	Test Conditions
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1 I _{GS} Gate Reverse Current (Note 1)			-100			-100			-100	pA	V _{DS} = 0, V _{GS} = -20 V
2 V _{GS(off)} Gate-Source Cutoff Voltage	-0.5		-3.5	-0.5		-3.5	-0.5		-3.5	V	V _{DS} = 20 V, I _D = 1 nA
3 BV _{GS} Gate-Source Breakdown Voltage	-40			-40			-40				V _{DS} = 0, I _G = -1 μA
4 I _{DSS} Saturation Drain Current (Note 2)	0.5		6.0	0.5		6.0	0.5		6.0	mA	V _{DS} = 20 V, V _{GS} = 0
5 I _G Gate Current (Note 1)			-100			-100			-100	pA	V _{DS} = 20 V, I _D = 200 μA
6 V _{GS} Gate-Source Voltage	-0.3		-3.0	-0.3		-3.0	-0.3		-3.0	V	V _{DS} = 20 V, V _{GS} = 0
7 g _{fs} Common-Source Forward Transconductance	1,000		4,000	1,000		4,000	1,000		4,000	μmho	V _{DS} = 20 V, V _{GS} = 0
	700		1,200	700		1,200	700		1,200		V _{DS} = 20 V, I _D = 200 μA
			20			20			20		V _{DS} = 20 V, V _{GS} = 0
9 g _{os} Common-Source Output Conductance			5			5			5		V _{DS} = 20 V, I _D = 200 μA
11 C _{iss} Common-Source Input Capacitance		4.5			4.5			4.5		pF	V _{DS} = 20 V, V _{GS} = 0
12 C _{rss} Common-Source Reverse Transfer Capacitance		1.2			1.2			1.2			f = 1 MHz
13 e _N Equivalent Short-Circuit Input Noise Voltage		13	50		13	50		13	50	nV/√Hz	V _{DS} = 20 V, I _D = 200 μA
14 V _{GS1} -V _{GS2} Differential Gate-Source Voltage			5			10			15	mV	V _{DS} = 20 V, I _D = 200 μA
15 Δ V _{GS1} -V _{GS2} /ΔT Gate-Source Differential Drift (Note 3)			10			15			25	μV/°C	V _{DS} = 20 V, I _D = 200 μA T _A = 25°C to T _B = 85°C
16 CMRR Common-Mode Rejection Ratio (Note 4)	70	80		80			80			dB	V _{DD} = 10 V to V _{DD} = 20 V I _D = 200 μA

NOTES:

1. Approximately doubles for every 10°C increase in T_A.
2. Pulse test duration = 300 μs; duty cycle ≤ 3%.
3. Measured at end points, T_A and T_B.


4. CMRR = 20log₁₀ $\left[\frac{\Delta V_{DD}}{\Delta |V_{GS1}-V_{GS2}|} \right]$ ΔV_{DD} = 10 V.

NQP

3

APPLICATIONS

Inexpensive All-Epoxy
General Purpose FET Input Op Amp




For more information see:

DESIGNING FET INPUT OPERATIONAL AMPLIFIERS (AN74-3)

Describes the advantages of FET input operational amplifiers over their bipolar transistor counterparts. Includes data on noise, leakage current, offset and drift, CMRR and slew rate. Detailed design information and several practical circuits are included.

FET Input Instrumentation Amplifier



THIS CONFIGURATION SET FOR $A_V = 10$
HOWEVER $A_V = 1 + \frac{2R_2}{R_1}$