

monolithic dual n-channel JFETs designed for . . .

- FET Input Amplifiers
- Low and Medium Frequency Differential Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

ABSOLUTE MAXIMUM RATINGS (25°C)


Gate-To-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55 to +125°C
Operating Temperature Range	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	260°C

Performance Curves NQP See Section 4

BENEFITS

- Low Cost
- Automatic Insertion Package
- Symmetrical Pin Out Allows Socket Insertion in Either Direction
- Isolated Gate Leads Minimize Stray Leaks
- Minimum System Error and Calibration
- 5 mV Offset Maximum (NPD8301)
- CMRR 80 dB Typically
- Simplifies Amplifier Design
- Low Output Conductance

8-Pin Mini DIP
See Section 5



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

	Characteristic	NPD8301			NPD8302			NPD8303			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1	IGSS				-100			-100			-100	pA
2	VGS(off)				-0.5	-3.5	-0.5	-3.5	-0.5		-3.5	V
3	BVGSS				-40			-40			-40	V
4	IDSS	0.5		6.0	0.5		6.0	0.5		6.0	mA	VDS = 20 V, VGS = 0
5	IG				-100			-100			-100	pA
6	VGS	-0.3		-3.0	-0.3		-3.0	-0.3		-3.0	v	VDG = 20 V, ID = 200 μA
7	gfs	1,000		4,000	1,000		4,000	1,000		4,000	VDS = 20 V, VGS = 0	
8		700		1,200	700		1,200	700		1,200	VDS = 20 V, ID = 200 μA	
9	gos			20			20			20	μmho	f = 1 kHz
10				5			5			5		VDS = 20 V, VGS = 0
11	Ciss			4.5			4.5			4.5	pF	VDS = 20 V, VGS = 0
12	Crss			1.2			1.2			1.2		f = 1 MHz
13	EN			13	50		13	50		13	50	nV/√Hz
14	VGS1-VGS2			5			10			15	mV	VDG = 20 V, ID = 200 μA
15	ΔVGS1-VGS2/ΔT			10			15			25	μV/°C	VDG = 20 V, ID = 200 μA TA = 25°C to TB = 85°C
16	CMRR	70	80		80			80			dB	VDD = 10 V to VDD = 20 V ID = 200 μA


NOTES:

- Approximately doubles for every 10°C increase in TA.
- Pulse test duration = 300 μs; duty cycle ≤ 3%.
- Measured at end points, TA and TB.

$$4. CMRR = 20 \log_{10} \left[\frac{\Delta VDD}{\Delta |VGS1-VGS2|} \right] \quad \Delta VDD = 10 \text{ V.}$$

NQP

APPLICATIONS

Inexpensive All-Epoxy
General Purpose FET Input Op Amp

For more information see:

DESIGNING FET INPUT OPERATIONAL AMPLIFIERS
(AN74-3)

Describes the advantages of FET input operational amplifiers over their bipolar transistor counterparts. Includes data on noise, leakage current, offset and drift, CMRR and slew rate. Detailed design information and several practical circuits are included.

FET Input Instrumentation Amplifier

