


Quad channel high-side driver with analog current sense for automotive applications

Datasheet – production data

| | | |
|-----------------------------------|------------|--------------------------|
| Max supply voltage | V_{CC} | 41 V |
| Operating voltage range | V_{CC} | 4.5 to 28 V |
| Max on-state resistance (per ch.) | R_{ON} | 80 m Ω |
| Current limitation (typ) | I_{LIMH} | 7.5 A at 25 °C |
| Off-state supply current | I_S | 2 μ A ⁽¹⁾ |

1. Typical value with all loads connected



Features

- General
 - Inrush current active management by power limitation
 - Very low standby current
 - 3.0 V CMOS compatible inputs
 - Optimized electromagnetic emissions
 - Very low electromagnetic susceptibility
 - Compliance with European directive 2002/95/EC
 - Very low current sense leakage
- Diagnostic functions
 - Proportional load current sense
 - High current sense precision for wide currents range
 - Current sense disable
 - Overload and short to ground (power limitation) indication
 - Thermal shutdown indication
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp
 - Load current limitation
 - Self limiting of fast thermal transients
 - Protection against loss of ground and loss of V_{CC}
 - Overtemperature shutdown with auto restart (thermal shutdown)
 - Reverse battery protected

Description

The VNQ5E080TD1-E is a quad channel high-side driver manufactured using ST proprietary VIPower[®] M0-5 technology. The VNQ5E080TD1-E is designed to drive 12 V automotive grounded loads, and to provide protection and diagnostics. It also implements a 3 V and 5 V CMOS-compatible interface for use with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with auto-restart and overvoltage active clamp.

A dedicated analog current sense pin is associated with every output channel providing enhanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication and overtemperature indication.

The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS_DIS pin high to share the external sense resistor with similar devices.

Table 1. Device summary

| DIE delivery package | Order code |
|----------------------|---------------|
| D1 | VNQ5E080TD1-E |

Contents

| | | |
|----------|---|-----------|
| 1 | Block diagram and physical characteristics | 5 |
| 2 | Electrical specifications | 8 |
| 2.1 | Absolute maximum ratings | 8 |
| 2.2 | Electrical characteristics | 8 |
| 2.3 | Waveforms | 15 |
| 3 | Application information | 17 |
| 3.1 | GND protection network against reverse battery | 17 |
| 3.1.1 | Solution 1: resistor in the ground line (RGND only) | 17 |
| 3.1.2 | Solution 2: diode (DGND) in the ground line | 18 |
| 3.2 | Load dump protection | 18 |
| 3.3 | MCU I/Os protection | 18 |
| 3.4 | Current sense and diagnostic | 19 |
| 4 | Package information | 20 |
| 4.1 | ECOPACK® | 20 |
| 5 | DIE package options | 21 |
| 6 | Revision history | 22 |

List of tables

| | | |
|-----------|---|----|
| Table 1. | Device summary | 1 |
| Table 2. | Pad location (axes origin: center of DIE) | 6 |
| Table 3. | Physical characteristics | 7 |
| Table 4. | Suggested connections for unused and N.C. pins | 7 |
| Table 5. | Absolute maximum ratings | 8 |
| Table 6. | Power section | 8 |
| Table 7. | Switching ($V_{CC} = 13\text{ V}$; $T_j = 25^\circ\text{C}$) | 9 |
| Table 8. | Logic input | 9 |
| Table 9. | Protection and diagnostics | 10 |
| Table 10. | Current sense ($8\text{ V} < V_{CC} < 18\text{ V}$; $-40^\circ\text{C} < T_j < 185^\circ\text{C}$) | 10 |
| Table 11. | Truth table. | 13 |
| Table 12. | Electrical transient requirements (part 1/3). | 14 |
| Table 13. | Electrical transient requirements (part 2/3). | 14 |
| Table 14. | Electrical transient requirements (part 3/3). | 14 |
| Table 15. | DIE delivery package options | 21 |
| Table 16. | Document revision history | 22 |

List of figures

| | | |
|------------|---|----|
| Figure 1. | Block diagram | 5 |
| Figure 2. | Pad configuration | 5 |
| Figure 3. | Current sense delay characteristics | 12 |
| Figure 4. | Switching characteristics | 12 |
| Figure 5. | Output voltage drop limitation | 12 |
| Figure 6. | Delay response time between rising edge of output current and rising edge of current sense (CS enabled) | 13 |
| Figure 7. | Normal operation | 15 |
| Figure 8. | Overload or short to GND | 15 |
| Figure 9. | Intermittent overload | 16 |
| Figure 10. | T _j evolution in overload or short to GND | 16 |
| Figure 11. | Application schematic | 17 |
| Figure 12. | Current sense and diagnostic | 19 |
| Figure 13. | DIE delivery package options | 21 |

1 Block diagram and physical characteristics

Figure 1. Block diagram




Figure 2. Pad configuration




Table 2. Pad location (axes origin: center of DIE)

| Pad description | Center pad coordinates | | Pad dimensions | |
|-----------------|------------------------|---------------------|---------------------|---------------------|
| | X (μm) | Y (μm) | X (μm) | Y (μm) |
| Input 1 | -1094.9 | -1292.6 | 90 | 90 |
| Input 2 | -239.7 | -1292.6 | 90 | 90 |
| Input 3 | 615.5 | -1292.6 | 90 | 90 |
| Input 4 | 1470.7 | -1292.6 | 90 | 90 |
| Output 1 (1) | -1308.7 | 563.5 | 165 | 165 |
| Output 1 (2) | -1564.7 | 563.5 | 165 | 165 |
| Output 1 (3) | -1833.5 | 563.5 | 165 | 165 |
| Output 1 (4) | -2089.5 | 563.5 | 165 | 165 |
| Output 2 (1) | -192.7 | 563.5 | 165 | 165 |
| Output 2 (2) | -448.7 | 563.5 | 165 | 165 |
| Output 2 (3) | -717.5 | 563.5 | 165 | 165 |
| Output 2 (4) | -973.5 | 563.5 | 165 | 165 |
| Output 3 (1) | 923.3 | 563.5 | 165 | 165 |
| Output 3 (2) | 667.3 | 563.5 | 165 | 165 |
| Output 3 (3) | 398.5 | 563.5 | 165 | 165 |
| Output 3 (4) | 142.5 | 563.5 | 165 | 165 |
| Output 4 (1) | 2039.3 | 563.5 | 165 | 165 |
| Output 4 (2) | 1783.3 | 563.5 | 165 | 165 |
| Output 4 (3) | 1514.5 | 563.5 | 165 | 165 |
| Output 4 (4) | 1258.5 | 563.5 | 165 | 165 |
| Current sense 1 | -801.2 | -1204.1 | 90 | 90 |
| Current sense 2 | 54.0 | -1204.1 | 90 | 90 |
| Current sense 3 | 909.2 | -1204.1 | 90 | 90 |
| Current sense 4 | 1764.4 | -1204.1 | 90 | 90 |
| CS_DIS | 1992.0 | -1242.5 | 90 | 90 |
| P_Gate 1 | -1449.1 | 1273.2 | 90 | 90 |
| P_Gate 2 | -333.1 | 1273.2 | 90 | 90 |
| P_Gate 3 | 782.9 | 1273.2 | 90 | 90 |
| P_Gate 4 | 1898.9 | 1273.2 | 90 | 90 |
| Ground | -1870.6 | -1043.1 | 90 | 90 |

Table 3. Physical characteristics

| Parameter | Description | Value | Unit |
|---------------------|-----------------------------|------------|-----------------|
| Die size | | 13.11 | mm ² |
| X dimension | | 4.57 | mm |
| Y dimension | | 2.87 | mm |
| Die finish front | Silicon nitride / polyamide | — | - |
| Die finish back | Ti/Ni/Au | — | - |
| Die thickness | | 280 +/- 20 | µm |
| Scribe street width | | 100 | µm |
| Front metallization | Al/Si | 3 | µm |

Table 4. Suggested connections for unused and N.C. pins

| Connection / pin | Current sense | N.C. | Output | Input | CS_DIS |
|------------------|-----------------------|------|---------------------|------------------------|------------------------|
| Floating | N.R. ⁽¹⁾ | X | X | X | X |
| To ground | Through 1 KΩ resistor | X | N.R. ⁽¹⁾ | Through 10 KΩ resistor | Through 10 KΩ resistor |

1. Not recommended.

2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 5](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------|--|----------------------------|--------|
| V_{CC} | DC supply voltage | 41 | V |
| $-V_{CC}$ | Reverse DC supply voltage | +0.3 | V |
| $-I_{GND}$ | DC reverse ground pin current | +200 | mA |
| I_{OUT} | DC output current | Internally limited | A |
| $-I_{OUT}$ | Reverse DC output current | 10 | A |
| I_{IN} | DC input current | -1 to 10 | mA |
| I_{CSD} | DC current sense disable input current | -1 to 10 | mA |
| V_{CSENSE} | Current sense maximum voltage | $V_{CC} - 41$ $+V_{CC}$ | V V |
| V_{ESD} | Electrostatic discharge (Human Body Model: $R = 1.5K\Omega$; $C = 100pF$) | | |
| | – INPUT, CS_DIS | 4000 | V |
| | – CURRENT SENSE | 2000 | V |
| | – OUTPUT – V_{CC} | 5000 5000 | V V |
| T_j | Junction operating temperature | -40 to 185 | °C |
| T_{stg} | Storage temperature | -55 to 150 | °C |

2.2 Electrical characteristics

Values specified in this section are for $8\text{ V} < V_{CC} < 28\text{ V}$; $-40^\circ\text{C} < T_j < 185^\circ\text{C}$, unless otherwise stated.

Table 6. Power section

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|----------------------------------|-----------------|------|------|------|------|
| V_{CC} | Operating supply voltage | | 4.5 | 13 | 28 | V |
| V_{USD} | Undervoltage shutdown | | 2.4 | 3.5 | 4.5 | V |
| $V_{USDhyst}$ | Undervoltage shutdown hysteresis | | | 0.5 | | V |

Table 6. Power section (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------|---|--|------|------------------|------------------|---------------|
| R_{ON} | On state resistance ⁽¹⁾ | $I_{OUT} = 1.5 \text{ A}; T_j = 25^\circ\text{C}$ | | 67 | 80 | m Ω |
| | | $I_{OUT} = 1.5 \text{ A}; T_j = 150^\circ\text{C}$ | | 134 | 160 | m Ω |
| | | $I_{OUT} = 1.5 \text{ A}; T_j = 185^\circ\text{C}$ | | 157 | 190 | m Ω |
| | | $I_{OUT} = 1.5 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25^\circ\text{C}$ | | 69 | 110 | m Ω |
| V_{clamp} | Clamp voltage | $I_S = 20 \text{ mA}$ | 41 | 46 | 52 | V |
| I_S | Supply current | Off-state; $V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}; V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} = 0 \text{ V}$ | | 2 ⁽²⁾ | 5 ⁽²⁾ | μA |
| | | On-state; $V_{CC} = 13 \text{ V}; V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ A}$ | | 5 | 10 | mA |
| $I_{L(off)}$ | Off-state output current ⁽¹⁾ | $V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}$ | 0 | | 3 | μA |
| | | $V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125^\circ\text{C}$ | 0 | | 5 | μA |

1. For each channel
2. PowerMOS leakage included

Table 7. Switching ($V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}$)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------------|-------------------------------------|--------------------|------|------|------|------------------|
| $t_{d(on)}$ | Turn-on delay time | $R_L = 8.6 \Omega$ | — | 25 | — | μs |
| $t_{d(off)}$ | Turn off delay time | $R_L = 8.6 \Omega$ | — | 20 | — | μs |
| $(dV_{OUT}/dt)_{on}$ | Turn-on voltage slope | $R_L = 8.6 \Omega$ | — | 0.5 | — | V/ μs |
| $(dV_{OUT}/dt)_{off}$ | Turn-off voltage slope | $R_L = 8.6 \Omega$ | — | 0.4 | — | V/ μs |
| W_{ON} | Switching energy losses at turn-on | $R_L = 8.6 \Omega$ | — | 0.11 | — | mJ |
| W_{OFF} | Switching energy losses at turn-off | $R_L = 8.6 \Omega$ | — | 0.11 | — | mJ |

Table 8. Logic input

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|--------------------------|---------------------------|------|------|------|---------------|
| V_{IL} | Input low level voltage | | | | 0.9 | V |
| I_{IL} | Low level input current | $V_{IN} = 0.9 \text{ V}$ | 1 | | | μA |
| V_{IH} | Input high level voltage | | 2.1 | | | V |
| I_{IH} | High level input current | $V_{IN} = 2.1 \text{ V}$ | | | 10 | μA |
| $V_{I(hyst)}$ | Input hysteresis voltage | | 0.25 | | | V |
| V_{ICL} | Input clamp voltage | $I_{IN} = 1 \text{ mA}$ | 5.5 | | 7 | V |
| | | $I_{IN} = -1 \text{ mA}$ | | -0.7 | | V |
| V_{CSDL} | CS_DIS low level voltage | | | | 0.9 | V |
| I_{CSDL} | Low level CS_DIS current | $V_{CSD} = 0.9 \text{ V}$ | 1 | | | μA |

Table 8. Logic input (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|------------------------|---------------------------|--------------------------|------|------|------|------|
| V _{CSDH} | CS_DIS high level voltage | | 2.1 | | | V |
| I _{CSDH} | High level CS_DIS current | V _{CSD} = 2.1 V | | | 10 | μA |
| V _{CSD(hyst)} | CS_DIS hysteresis voltage | | 0.25 | | | V |
| V _{CSCL} | CS_DIS clamp voltage | I _{CSD} = 1 mA | 5.5 | | 7 | V |
| | | I _{CSD} = -1 mA | | -0.7 | | V |

Table 9. Protection and diagnostics⁽¹⁾

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-------------------|---|--|----------------------|----------------------|----------------------|------|
| I _{limH} | DC short circuit current | 4.5 V < V _{CC} < 28 V | 5 | 7 | 10 | A |
| I _{limL} | Short circuit current during thermal cycling | V _{CC} = 13 V; T _R < T _j < T _{TSD} | | 2 | | A |
| T _{TSD} | Shutdown temperature | | 185 | 210 | 235 | °C |
| T _R | Reset temperature | | T _{RS} + 1 | T _{RS} + 5 | | °C |
| T _{RS} | Thermal reset of STATUS | | 170 | | | °C |
| T _{HYST} | Thermal hysteresis (T _{TSD} - T _R) | | | 7 | | °C |
| V _{DEMG} | Turn-off output voltage clamp | I _{OUT} = 150 mA; V _{IN} = 0 | V _{CC} - 41 | V _{CC} - 46 | V _{CC} - 52 | V |
| V _{ON} | Output voltage drop limitation | I _{OUT} = 0.05 A (see Figure 5) | | 25 | | mV |

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 10. Current sense (8 V < V_{CC} < 18 V; -40°C < T_j < 185°C)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|----------------------------------|--------------------------------------|--|------|------|------|------|
| K ₁ | I _{OUT} /I _{SENSE} | I _{OUT} = 0.2 A; V _{SENSE} = 0.5 V; V _{CSD} = 0 V; -40°C < T _j < 185°C | 1040 | 1746 | 2400 | |
| dK/K ₁ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 0.2 A; V _{SENSE} = 0.5 V; V _{CSD} = 0 V; -40°C < T _j < 185°C | -15 | | 15 | % |
| K ₂ | I _{OUT} /I _{SENSE} | I _{OUT} = 1.5 A; V _{SENSE} = 4 V; V _{CSD} = 0 V | 1300 | 1584 | 1900 | |
| dK/K ₂ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 1.5 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; -40°C < T _j < 185°C | -10 | | 10 | % |
| K ₃ | I _{OUT} /I _{SENSE} | I _{OUT} = 4.5 A; V _{SENSE} = 4V; V _{CSD} = 0 V | 1450 | 1547 | 1680 | |
| dK/K ₃ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 4.5 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; -40°C < T _j < 185°C | -6 | | 6 | % |

Table 10. Current sense ($8\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 185^{\circ}\text{C}$) (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------------|--|--|------|------|------|---------------|
| I_{SENSE0} | Analog sense leakage current | $V_{\text{SENSE}} = 0\text{ V}$; $V_{\text{CSD}} = 5\text{ V}$; $V_{\text{IN}} = 5\text{ V}$; $I_{\text{OUT}} = 1.5\text{ A}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$ | 0 | | 1 | μA |
| | | $V_{\text{SENSE}} = 0\text{ V}$; $V_{\text{CSD}} = 5\text{ V}$; $V_{\text{IN}} = 5\text{ V}$; $I_{\text{OUT}} = 1.5\text{ A}$; $T_j = 185^{\circ}\text{C}$ | | | 10 | μA |
| | | $V_{\text{SENSE}} = 0\text{ V}$; $V_{\text{CSD}} = 0\text{ V}$; $V_{\text{IN}} = 5\text{ V}$; $I_{\text{OUT}} = 0\text{ A}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$ | 0 | | 2 | μA |
| | | $V_{\text{SENSE}} = 0\text{ V}$; $V_{\text{CSD}} = 0\text{ V}$; $V_{\text{IN}} = 5\text{ V}$; $I_{\text{OUT}} = 0\text{ A}$; $T_j = 185^{\circ}\text{C}$ | | | 10 | μA |
| | | $V_{\text{SENSE}} = 0\text{ V}$; $V_{\text{CSD}} = 5\text{ V}$; $V_{\text{IN}} = 0\text{ V}$; $I_{\text{OUT}} = 0\text{ A}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$ | 0 | | 1 | μA |
| | | $V_{\text{SENSE}} = 0\text{ V}$; $V_{\text{CSD}} = 5\text{ V}$; $V_{\text{IN}} = 0\text{ V}$; $I_{\text{OUT}} = 0\text{ A}$; $T_j = 185^{\circ}\text{C}$ | | | 10 | μA |
| V_{SENSE} | Max analog sense output voltage | $I_{\text{OUT}} = 1.5\text{ A}$; $V_{\text{CSD}} = 0\text{ V}$; $R_{\text{SENSE}} = 10\text{ k}\Omega$ | 5 | 10 | 12 | V |
| V_{SENSEH} | Analog sense output voltage in overtemperature condition | $V_{\text{CC}} = 13\text{ V}$; $R_{\text{SENSE}} = 3.9\text{ k}\Omega$ | | 9 | 10 | V |
| I_{SENSEH} | Analog sense output current in overtemperature condition | $V_{\text{CC}} = 13\text{ V}$; $V_{\text{SENSE}} = 5\text{ V}$ | | 8 | 12 | mA |
| t_{DSENSE1H} | Delay response time from falling edge of CS_DIS pin | $V_{\text{SENSE}} < 4\text{ V}$; $0.2 < I_{\text{OUT}} < 4.5\text{ A}$; $I_{\text{SENSE}} = 90\%$ of $I_{\text{SENSE max}}$ (see Figure 3) | | 40 | 100 | μs |
| t_{DSENSE1L} | Delay response time from rising edge of CS_DIS pin | $V_{\text{SENSE}} < 4\text{ V}$; $0.2 < I_{\text{OUT}} < 4.5\text{ A}$; $I_{\text{SENSE}} = 10\%$ of $I_{\text{SENSE max}}$ (see Figure 3) | | 5 | 20 | μs |
| t_{DSENSE2H} | Delay response time from rising edge of INPUT pin | $V_{\text{SENSE}} < 4\text{ V}$; $0.2 < I_{\text{OUT}} < 4.5\text{ A}$; $I_{\text{SENSE}} = 90\%$ of $I_{\text{SENSE max}}$ (see Figure 3) | | 50 | 300 | μs |
| t_{DSENSE2L} | Delay response time from falling edge of INPUT pin | $V_{\text{SENSE}} < 4\text{ V}$; $0.2 < I_{\text{OUT}} < 4.5\text{ A}$; $I_{\text{SENSE}} = 10\%$ of $I_{\text{SENSE max}}$ (see Figure 3) | | 40 | 250 | μs |

1. Guaranteed by design/characterization on final product.

Figure 3. Current sense delay characteristics




Figure 4. Switching characteristics




Figure 5. Output voltage drop limitation




Figure 6. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)




Table 11. Truth table

| Conditions | Input | Output | Sense ($V_{CSD} = 0\text{ V}$) ⁽¹⁾ |
|--|-------|--|---|
| Normal operation | L | L | 0 |
| | H | H | Nominal |
| Overtemperature | L | L | 0 |
| | H | L | V_{SENSEH} |
| Undervoltage | L | L | 0 |
| | H | L | 0 |
| Overload | H | X | Nominal |
| | H | (no power limitation) Cycling (power limitation) | V_{SENSEH} |
| Short circuit to GND (power limitation) | L | L | 0 |
| | H | L | V_{SENSEH} |
| Negative output voltage clamp | L | L | 0 |

1. If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1/3)

| ISO 7637-2: 2004(E) Test pulse | Test levels ⁽¹⁾ | | Number of pulses or test times | Burst cycle/pulse repetition time | | Delays and impedance |
|--------------------------------------|----------------------------|-------|--------------------------------------|--------------------------------------|-------|-------------------------|
| | III | IV | | Min. | Max. | |
| 1 | -75V | -100V | 5000 pulses | 0.5s | 5s | 2 ms, 10Ω |
| 2a | +37V | +50V | 5000 pulses | 0.2s | 5s | 50μs, 2Ω |
| 3a | -100V | -150V | 1h | 90ms | 100ms | 0.1μs, 50Ω |
| 3b | +75V | +100V | 1h | 90ms | 100ms | 0.1μs, 50Ω |
| 4 | -6V | -7V | 1 pulse | | | 100ms, 0.01Ω |
| 5b ⁽²⁾ | +65V | +87V | 1 pulse | | | 400ms, 2Ω |

1. The above test levels must be considered referred to $V_{CC} = 13.5\text{ V}$ except for pulse 5b.
2. Valid in case of external load dump clamp: 40 V maximum referred to ground.

Table 13. Electrical transient requirements (part 2/3)

| ISO 7637-2: 2004E Test pulse | Test level results | |
|------------------------------------|--------------------|----|
| | III | VI |
| 1 | C | C |
| 2a | C | C |
| 3a | C | C |
| 3b | C | C |
| 4 | C | C |
| 5b ⁽¹⁾ | C | C |

1. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3/3)

| Class | Contents |
|-------|--|
| C | All functions of the device performed as designed after exposure to disturbance. |
| E | One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

2.3 Waveforms

Figure 7. Normal operation




Figure 8. Overload or short to GND




Figure 9. Intermittent overload






Figure 10. T_J evolution in overload or short to GND



3 Application information

Figure 11. Application schematic



Note: Channel 2, 3, 4 have the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to size the R_{GND} resistor.

1. $R_{GND} \leq 600 \text{ mV} / (I_{S(on)max})$.
2. $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} produces a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift varies depending on how many devices are ON in case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor ($R_{GND} = 1 \text{ k}\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift ($\approx 600 \text{ mV}$) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins are pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the MCU I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of MCU and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of MCU I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -100 \text{ V}$ and $I_{latchup} \geq 20 \text{ mA}$; $V_{OH\mu C} \geq 4.5 \text{ V}$

$$5 \text{ k}\Omega \leq R_{prot} \leq 180 \text{ k}\Omega$$

Recommended values: $R_{prot} = 10 \text{ k}\Omega$, $C_{EXT} = 10 \text{ nF}$.

4 Package information

4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Obsolete Product(s) - Obsolete Product(s)


5 DIE package options

Table 15. DIE delivery package options

| Package option | Description | Details |
|----------------|--|---|
| D1 | Wafer tested, inked, uncut; see Figure 13: DIE delivery package options (fig. 1) | Saw pickup and place subcontract required; Wafer is between a double plastic shell, inside a plastic envelope sealed under vacuum; Minimum number of wafers per box is approximately 5, weight is 1.5 kg. |
| D2 | Good dice in cavity plate (waffle pack) ⁽¹⁾ ; see Figure 13: DIE delivery package options (fig. 2) | Suitable for automatic pickup and place machine for waffle pack equipment or manual operations; Individual good dice are inside waffle pack, in a plastic envelope sealed under vacuum; Number of dice per tray depends on die size, can be from 20 to 100 pieces, pile can be 5 or 10 trays; Number of piles per box depends on Minimum Order Quantity; Weight of box is approximately 1.5 kg. |
| D4 | Wafer tested, inked, cut on sticky foil (carton ring); see Figure 13: DIE delivery package options (fig. 3) | Suitable for manual pickup and place, (no equipment required); Wafer is held by a carton ring protected by two carton shells, inside a plastic envelope sealed under vacuum; Minimum number of wafers per box is approximately 5, weight is 1.5 kg. |
| D7 | Wafer tested, inked, cut on sticky foil on 7.5" plastic ring; see Figure 13: DIE delivery package options (fig. 3) | Suitable for automatic pickup and place machine for sticky foil. Wafer is held by a plastic ring protected by two carton shells, inside a plastic envelope sealed under vacuum. Minimum number of wafers per box is approximately 5, weight is 2 kg. |

1. Not preferred for new design

Figure 13. DIE delivery package options



6 Revision history

Table 16. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 16-Jun-2011 | 1 | Initial release. |
| 14-Oct-2011 | 2 | Updated following tables: – Table 6: Power section : I_S : updated typ and max values – Table 7: Switching ($V_{CC} = 13\text{ V}$; $T_j = 25^\circ\text{C}$) – Table 10: Current sense ($8\text{ V} < V_{CC} < 18\text{ V}$; $-40^\circ\text{C} < T_j < 185^\circ\text{C}$) Added Chapter 4: Package information |
| 23-Feb-2012 | 3 | Delete Target Specification. Delete section 2.2 Thermal data Update value on Table 10 (K1, K2 and K3) |
| 22-May-2012 | 4 | Table 3: Physical characteristics : – X, Y dimensions: added rows Table 6: Power section : – V_{USD} : added min value – R_{ON} : updated test condition Table 8: Logic input : – I_{limH} : updated test condition Table 10: Current sense ($8\text{ V} < V_{CC} < 18\text{ V}$; $-40^\circ\text{C} < T_j < 185^\circ\text{C}$) : – V_{SENSEH} : Added max value |
| 04-Jun-2012 | 5 | Table 9: Protection and diagnostics : – I_{limH} : updated test condition and values Table 10: Current sense ($8\text{ V} < V_{CC} < 18\text{ V}$; $-40^\circ\text{C} < T_j < 185^\circ\text{C}$) : – V_{SENSE} , I_{SENSEH} : updated values |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

