

Product Overview

NSD12430A-Q1 is a 300mΩ 2 channel low-side switch with 48V clamp voltage for automotive applications, compatible with 3.3V MCU and 5V MCU. It's designed for driving resistive or inductive loads with one side connected to the battery. Internal 48V clamp circuit protects device from surge energy when fast demagnetization at turn-off.

With internal output current limitation, the device is protected in overload condition. Built-in thermal shutdown protects the chip from over-temperature and short-circuit. A thermal swing mechanism is built to limit dissipated power to decelerate power accumulation. Thermal shutdown, with automatic restart, allows the devices to recover normal operation as soon as a fault condition disappears.

An internal diagnose function is built to indicate any faults when thermal shutdown through an open-drain status output pin. This device operates in ambient temperatures from -40°C to 125°C.

Applications

- Automotive Relays
- Valves
- Solenoid drivers
- Lighting

Normal MAX DC load current

Part Number	T _a	Load current ⁽¹⁾
NSD12430A-Q1SPR	85°C	0.76A
	105°C	0.57A

(1) Based on the JEDEC standard high-K profile, JESD 51-7, four-layer board

Device Information

Part Number	Package	Body Size
NSD12430A-Q1SPR	SO-8	4.9mm x 3.9mm

Key Features

- AEC-Q100 Grade 1 Qualified
- Compatible with 3.3V MCU and 5V MCU
- Drain current limitation: 4.2A (V_{DD}=5V) / 4A (V_{DD}=3.3V)
- 48V over-voltage clamp
- Thermal shutdown protection
- Thermal swing protection
- Fault diagnostic block
 - Thermal shutdown diagnosis
- Very low standby current
- Very low electromagnetic susceptibility
- ESD protection
- RoHS & REACH Compliance

Typical Application




Figure 0.1 NSD12430A-Q1 Typical Application

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. BLOCK DIAGRAM.....	3
3. ABSOLUTE MAXIMUM RATINGS	4
4. ESD RATINGS	4
5. THERMAL INFORMATION	4
6. SPECIFICATIONS.....	5
6.1. ELECTRICAL CHARACTERISTICS	5
6.2. TYPICAL PERFORMANCE CURVES	6
6.3. SWITCHING CHARACTERISTICS.....	8
7. PROTECTIONS	8
7.1. CURRENT LIMITATION	8
7.2. THERMAL SHUTDOWN AND THERMAL SWING	8
8. APPLICATION INFORMATION	9
8.1. MCU I/O PROTECTION	9
8.2. INDUCTIVE LOAD OPERATION.....	9
9. PACKAGE INFORMATION	11
9.1. SO-8 PACKAGE INFORMATION	11
9.2. SO-8 PACKAGING INFORMATION.....	11
10. ORDERING INFORMATION.....	13
11. REVISION HISTORY	13

1. Pin Configuration and Functions

SOURCE1	1	●	8	DRAIN1
VDD1/IN1	2		7	DRAIN1
SOURCE2	3		6	DRAIN2
VDD2/IN2	4		5	DRAIN2

Figure 1.1 NSD12430A-Q1SPR Pin out

Table 1.1 NSD12430A-Q1SPR Pin Configuration and Description

PIN NO.	SYMBOL	FUNCTION
1,3	SOURCE1,2	PowerMOS source and ground reference for the control section
2,4	VDD1,2/IN1,2	Voltage controlled input pin with hysteresis, CMOS compatible. They control output switch state
8,7,6,5	DRAIN1,2	PowerMOS drain

2. Block diagram




Figure 2.1 NSD12430A-Q1SPR Block diagram

3. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
Drain-to-Source Voltage	V_{DS}			Internally clamped	V
DC Drain Current	I_D			Thermal limited	A
Junction Temperature	T_J	-40		150	°C
Storage Temperature	T_{stg}	-55		150	°C
Single pulse avalanche energy (L = 15mH; $T_J = 150\text{ °C}$; $R_L = 0$; $I_{OUT} = 3A$)	E_{AS}			26	mJ

4. ESD ratings

Parameters	Symbol	Value	Unit
$V_{(ESD)}$ Electrostatic discharge	Human-body model, per AEC-Q100-002-RevD , $V_{ESD-HBM}$	±4000	V
	Charged-device model, per AEC-Q100-011-RevB , $V_{ESD-CDM}$	±750	V

5. Thermal Information

Parameters	Symbol	SO-8	Unit
Junction-to-ambient Thermal Resistance	θ_{JA}	80.5	°C/W
Junction-to-top characterization parameter	ψ_{JT}	3.75	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	35.5	°C/W

The thermal data is based on the JEDEC standard high-K profile, JESD 51-7, four layers board.

6. Specifications

6.1. Electrical Characteristics

($V_{DD} = V_{IN} = 4.5 \text{ V}$ to 5.5 V , $T_J = -40^\circ\text{C}$ to 150°C . Unless otherwise noted.)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power MOSFET						
ON-state resistance	R _{ON}		270		mΩ	I _D = 0.8 A; T _J = 25°C; V _{DD} = V _{IN} = 5 V
				540	mΩ	I _D = 0.8 A; T _J = 150°C; V _{DD} = V _{IN} = 5 V
			300		mΩ	I _D = 0.8 A; T _J = 25°C; V _{DD} = V _{IN} = 3.3 V
				600	mΩ	I _D = 0.8 A; T _J = 150°C; V _{DD} = V _{IN} = 3.3 V
Drain-source clamp voltage	V _{CLAMP}	43	48	53	V	V _{IN} = 0 V, I _D = 0.8 A
Drain-source clamp threshold voltage	V _{CLTH}	36			V	V _{IN} = 0 V, I _D = 2 mA
OFF-state output current	I _{DSS}	0		3	μA	V _{IN} = 0 V; V _{DS} = 13 V; T _J = 25°C
		0		5	μA	V _{IN} = 0 V; V _{DS} = 13 V; T _J = 125°C
Body diode forward voltage	V _{BD}		0.8		V	I _D = 0.8 A; V _{IN} = 0 V
VDD/Input section						
Supply current from VDD/input pin	I _{ISS}		30	65	μA	ON-state; V _{DD} =V _{IN} = 5 V; V _{DS} = 0 V
VDD/input clamp voltage	V _{ICL}	5.5		8	V	I _{ICL} = 1 mA
			-0.7			I _{ICL} = -1 mA
Input threshold voltage	V _{INTH}	1		3	V	V _{DS} = V _{IN} ; I _D = 1 mA
Status indicator						
Status low output voltage	V _{STAT}			0.5	V	I _{STAT} = 1 mA
Status leakage current	I _{LSTAT}			10	μA	V _{STAT} = 5 V
Status pin input capacitance ⁽¹⁾	C _{STAT}			100	pF	V _{STAT} = 5 V
Status clamp voltage	V _{STCL}	5.5		8	V	I _{STAT} = 1 mA
			-0.7			I _{STAT} = - 1 mA
Switching characteristics						
Turn-on delay time	t _{d (ON)}		6		μs	R _L = 16 Ω, V _{CC} = 13 V
Turn-off delay time	t _{d (OFF)}		13		μs	R _L = 16 Ω, V _{CC} = 13 V
Rise time	t _r		3		μs	R _L = 16 Ω, V _{CC} = 13 V

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Fall time	t_f		8		μs	$R_L = 16 \Omega$, $V_{CC} = 13 \text{ V}$
Switching energy losses at turn-on	W_{ON}		6		μJ	$R_L = 16 \Omega$, $V_{CC} = 13 \text{ V}$
Switching energy losses at turn-off	W_{OFF}		28		μJ	$R_L = 16 \Omega$, $V_{CC} = 13 \text{ V}$
Protection and diagnostics						
DC short-circuit current	I_{lim}	3	4.2	5.5	A	$V_{DS} = 13 \text{ V}$, $V_{DD} = V_{IN} = 5 \text{ V}$
			4		A	$V_{DS} = 13 \text{ V}$, $V_{DD} = V_{IN} = 3.3 \text{ V}$
Shutdown temperature	T_{TSD}	150	175	200	$^{\circ}\text{C}$	
Reset temperature ⁽¹⁾	T_R	$T_{RS} + 1$	$T_{RS} + 5$		$^{\circ}\text{C}$	
Thermal reset of STATUS ⁽¹⁾	T_{RS}	135			$^{\circ}\text{C}$	
Thermal hysteresis ($T_{TSD} - T_R$)	T_{HYST}		7		$^{\circ}\text{C}$	
Dynamic temperature ⁽¹⁾	ΔT_J		40		$^{\circ}\text{C}$	$T_J = -40^{\circ}\text{C}$, $V_{CC} = 13 \text{ V}$
Dynamic temperature hysteresis ⁽¹⁾	$\Delta T_{J(HYS)}$		15		$^{\circ}\text{C}$	

(1) Not subject to production test, specified by design.

6.2. Typical Performance Curves ⁽¹⁾

(Unless otherwise specified, $T_J = 25^{\circ}\text{C}$, $V_{in} = 5 \text{ V}$)




Figure 6.1. On-state Resistance vs VDD Voltage




Figure 6.2. On-state Resistance vs Junction Temperature




Figure 6.3. On-state Resistance vs Junction Temperature




Figure 6.4. VDD Operating supply Current vs VDD Voltage




Figure 6.5. Output Clamp Voltage vs Output Current




Figure 6.6. Over Current Limitation Level vs Output Voltage




Figure 6.7. Slew Rate Off vs VDD Voltage




Figure 6.8. Slew Rate On vs VDD Voltage

(1) Not subject to production test, specified by design.

6.3. Switching characteristics




Figure 6.9 NSD12430A-Q1 Switching Characteristics

7. Protections

7.1. Current Limitation

NSD12430A-Q1 has current limitation to protect the silicon and bonding wire in case of overload or short circuit to battery.

7.2. Thermal shutdown and thermal swing

This device has both absolute and dynamic temperature protection. There are two thermal sensors on the controller and the MOSFET, the one on the MOSFET is the hottest and the one on the controller is the coldest. The absolute temperature protection is to shut down the MOSFET when the hottest junction temperature exceeds the T_{TSD} , and the dynamic temperature protection is also to shut down the MOSFET when the temperature difference between the hottest and the coldest exceeds ΔT_J .

8. Application information




Figure 8.1 NSD12430A-Q1SPR application schematic

8.1. MCU I/O protection

NSD12430A has Zener diodes inside for ESD protection and the intrinsic NPN parasitic bipolar, so that resistors for protection are necessary in series with the digital inputs to limit the current to protect MCU I/Os during transient and reverse battery conditions.

The value of resistors for protection R_{prot} is suggested 100ohm~1.5kohm.

8.2. Inductive load operation

If the load side of the chip is connected to a pure inductive load, at the moment the channel is switched off, the inductive load will generate a reverse electromotive force, then the chip's activate clamp circuit will clamp the voltage on the drain side at V_{CLAMP} . The current will slowly drop, and the energy generated during this period will be the E_{AS} .

The specific operation schematic is shown in Figure 8.2. E_{AS} is calculated as follows:

$$E_{AS} = \frac{1}{2} \cdot I_L^2 \cdot L \cdot \frac{V_{clamp}}{V_{clamp} - V_{bat}}$$




Figure 8.2 LSD Inductive load operation

In practical applications, the loads are not purely inductive and will contain resistance. So, the actual clamping energy calculation is shown in Figure 8.3.

$$E_{AS} = \int (V_{OUT} * I_L) dt = \int (C2 * C4) dt$$




where C1: INPUT C2: VOUT C4: IL F1: P=C2*C4 F2: EAS


Figure 8.3 LSD Clamped energy actual test waveform


9. Package Information

9.1. SO-8 package information



9.2. SO-8 packaging information





10. Ordering Information

Part Number	Package	MSL	Automotive	SPQ
NSD12430A-Q1SPR	SO-8	3	Yes	2500
Note: All packages are ROHS compliant with peak reflow temperature of 260°C according to the JEDEC industry standard classifications and peak solder temperature.				

11. Revision History

Revision	Description	Date
1.0	Initial version	2025/2/28

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd