



NOVATEK

聯詠科技

Data Sheet

NT35512

One-chip Driver IC without internal GRAM
for 16.7M colors 480RGB x 864 a-Si TFT LCD
with RGB / MIPI Interface

V0.01

Preliminary

REVISION HISTORY	6
1 DESCRIPTION	7
1.1 PURPOSE OF THIS DOCUMENT	7
1.2 GENERAL DESCRIPTION	7
2 FEATURES	8
3 BLOCK DIAGRAM	9
4 PIN DESCRIPTION	10
4.1 POWER SUPPLY PINS	10
4.2 CABG CONTROL PINS	11
4.3 SPI INTERFACE PINS	11
4.4 RGB INTERFACE PINS	11
4.5 MIPI INTERFACE PINS	12
4.6 INTERFACE LOGIC PINS	13
4.7 DRIVER OUTPUT PINS	14
4.8 DC/DC CONVERTER PINS	15
4.9 TEST PINS	17
5 FUNCTIONAL DESCRIPTION	18
5.1 MPU INTERFACE	18
5.1.1 Interface Type Selection	18
5.1.2 8-Bit and 9-Bit Serial Interface	19
5.1.2.1 Write Mode	19
5.1.2.2 Read Mode	21
5.1.3 16-bit Serial Interface	22
5.1.3.1 Write Mode	22
5.1.3.2 Read Mode	24
5.2 MIPI INTERFACE	26
5.2.1 Display Module Pin Configuration for DSI	27
5.2.2 Display Serial Interface (DSI)	28
5.2.2.1 General Description	28
5.2.2.2 Interface Level Communication	28
5.2.2.3 Packet Level Communication	46
5.2.2.4 Video Mode Communication	106
5.2.3 System Power-Up and Initialization	112
5.3 INTERFACE PAUSE	113
5.4 DATA TRANSFER BREAK AND RECOVERY	114

5.5 RGB INTERFACE	117
5.5.1 General Description	117
5.5.2 RGB Interface Timing Chart	118
5.5.3 RGB Interface Mode Set	119
5.5.4 RGB Interface Bus Width Set	122
5.6 POWER ON/OFF SEQUENCE	126
5.6.1 Case 1 – RESX line is held High or Unstable by Host at Power On.....	127
5.6.2 Case 2 – RESX line is held Low by host at Power On.....	128
5.6.3 Uncontrolled Power Off	128
5.7 POWER LEVEL MODES	129
5.7.1 Definition.....	129
5.7.2 Power Level Mode.....	130
5.8 RESET FUNCTION	132
5.8.1 Register Default Value	132
5.8.2 Output or Bi-directional (I/O) Pins	133
5.8.3 Input Pins.....	133
5.9 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE	134
5.9.1 Register loading Detection	134
5.9.2 Functionality Detection.....	135
5.9.3 Chip Attachment Detection	136
5.10 GAMMA FUNCTION	137
5.11 BASIC DISPLAY MODE	138
5.12 INSTRUCTION SETTING SEQUENCE	139
5.12.1 Sleep In/Out Sequence	139
5.12.2 Deep Standby Mode Enter/Exit Sequence.....	140
5.13 INSTRUCTION SETUP FLOW	141
5.13.1 Initializing with the Built-in Power Supply Circuits.....	141
5.13.2 Power OFF Sequence	142
5.14 MTP WRITE SEQUENCE	143
5.15 COLUMN, 1-DOT, 2-DOT, 3-DOT, 4-DOT AND Z INVERSION (VCOM DC DRIVE)	144
5.16 DYNAMIC BACKLIGHT CONTROL FUNCTION	145
5.16.1 PWM Control Architecture.....	147
5.16.2 Dimming Function for CABC and Manual Brightness Control.....	151
5.16.3 PWM Signal Setting for CABC and LABC	154
5.16.4 Content Adaptive Brightness Control (CABC).....	156

6 COMMAND DESCRIPTIONS	157
6.1 USER COMMAND SET	157
<i>NOP (0000h).....</i>	<i>159</i>
<i>SWRESET: Software Reset (0100h).....</i>	<i>160</i>
<i>RDDID: Read Display ID (0400h~0402h).....</i>	<i>161</i>
<i>RDDNUMED: Read Number of Errors on DSI (0500h)</i>	<i>162</i>
<i>RDRRED: Read the first pixel of Red Color (0600h)</i>	<i>163</i>
<i>RDRGREEN: Read the first pixel of Green Color (0700h)</i>	<i>164</i>
<i>RDRBLUE: Read the first pixel of Blue Color (0800h).....</i>	<i>165</i>
<i>RDDPPM: Read Display Power Mode (0A00h).....</i>	<i>166</i>
<i>RDDMADCTL: Read Display MADCTL (0B00h)</i>	<i>167</i>
<i>RDDCOLMOD: Read Display Pixel Format (0C00h).....</i>	<i>168</i>
<i>RDDIM: Read Display Image Mode (0D00h).....</i>	<i>169</i>
<i>RDDSM: Read Display Signal Mode (0E00h).....</i>	<i>170</i>
<i>RDDSDR: Read Display Self-Diagnostic Result (0F00h).....</i>	<i>171</i>
<i>SLPIN: Sleep In (1000h).....</i>	<i>172</i>
<i>SLPOUT: Sleep Out (1100h).....</i>	<i>174</i>
<i>PTLON: Partial Display Mode On (1200h).....</i>	<i>176</i>
<i>NORON: Normal Display Mode On (1300h).....</i>	<i>177</i>
<i>INVOFF: Display Inversion Off (2000h).....</i>	<i>178</i>
<i>INVON: Display Inversion On (2100h)</i>	<i>179</i>
<i>ALLPOFF: All Pixel Off (2200h).....</i>	<i>180</i>
<i>ALLPON: All Pixel On (2300h).....</i>	<i>181</i>
<i>GAMSET: Gamma Set (2600h).....</i>	<i>182</i>
<i>DISPOFF: Display Off (2800h).....</i>	<i>183</i>
<i>DISPON: Display On (2900h).....</i>	<i>184</i>
<i>PTLAR: Partial Area (3000h~3003h)</i>	<i>185</i>
<i>IDMOFF: Idle Mode Off (3800h).....</i>	<i>188</i>
<i>IDMON: Idle Mode On (3900h).....</i>	<i>189</i>
<i>COLMOD: Interface Pixel Format (3A00h).....</i>	<i>191</i>
<i>DSTBON: Deep Standby Mode On (4F00h).....</i>	<i>192</i>
<i>WRDISBV: Write Display Brightness (5100h)</i>	<i>193</i>
<i>RDDISBV: Read Display Brightness (5200h)</i>	<i>194</i>
<i>WRCTRLD: Write CTRL Display (5300h)</i>	<i>195</i>
<i>RDCTRLD: Read CTRL Display Value (5400h).....</i>	<i>197</i>

WRCABC: Write Content Adaptive Brightness Control (5500h)	199
RDCABC: Read Content Adaptive Brightness Control (5600h)	200
WRCABCMB: Write CABC minimum brightness (5E00h)	201
RDCABCMB: Read CABC minimum brightness (5F00h)	202
RDID1: Read ID1 Value (DA00h)	203
RDID2: Read ID2 Value (DB00h)	204
RDID3: Read ID3 Value (DC00h)	205
7 SPECIFICATIONS	206
7.1 ABSOLUTE MAXIMUM RATINGS	206
7.2 DC CHARACTERISTICS	207
7.2.1 Basic Characteristics	207
7.2.2 MIPI Characteristics	209
7.2.2.1 DC Characteristics for DSI LP Mode	209
7.2.2.2 DC Characteristics for DSI HS Mode	210
7.2.3 Current Consumption in Standby Mode and DSTB Mode	211
7.3 AC CHARACTERISTICS	212
7.3.1 8-bit Serial Interface Characteristics	212
7.3.2 9-bit and 16-bit Serial Interface Characteristics	213
7.3.3 RGB Interface Characteristics	214
7.3.4 MIPI DSI Timing Characteristics	215
7.3.4.1 High Speed Mode	215
7.3.4.2 Low Power Mode	216
7.3.4.3 DSI Bursts	217
7.3.5 Reset Input Timing	219
8 REFERENCE APPLICATIONS	220
8.1 MICROPROCESSOR INTERFACE	220
8.2 CONNECTIONS WITH PANEL	223

REVISION HISTORY

Version	Contents	Prepared by	Checked by	Approved by	Date
0.00	Original	S W Luoh	Steven Chen	Dennis Kuo	2011/12/16
0.01	<ul style="list-style-type: none"> - Modify the range of VGMP/VGMN/VGSP/VGSN(P-8, 207) - Add some description to define the lane status in ULPM or Deep Standby mode(P-12) - Add the description for EXB2T(P-13) - Remove SDUM0, SDUM3 pads(P-14) - Modify the name from T_TE_R to T_DUMMY(P-17) - Delete "T_DIOPWR"(P-17) - Add 0x06 RDRED /0x07 RDGREEN / 0x08 RDBLUE command for RGB mode (P-69, 78, 157, 163~165) - Add some description for 0x0B(P-167) - Add some description for 0x4F(P-192) - Modify some description for 0x55(P-199~200) - Delete I2C interface(P-7~9, 11, 13, 17, 18, 221) - Modify RGB AC timing(P-214) 	Steven Chen		Dennis Kuo	2012/1/3

NOVATEK CONFIDENTIAL
NO DISCLOSURE

1 DESCRIPTION**1.1 Purpose of this Document**

This document has been created to provide complete reference specifications for the NT35512. IC design engineers should refer to these specifications when designing ICs, test engineers when testing the compliance of manufactured ICs to guarantee their performance, and application engineers when helping customers to make sure they are using this IC properly.

1.2 General Description

The NT35512 device is a single-chip solution for a-Si TFT LCD that incorporates gate drivers and is capable of 480RGBx1024, 480RGBx864, 480RGBx854, 480RGBx800, 480RGBx720, 480RGBx640, 480RGBx360 and 480RGBx320 without internal CGRAM. It includes a timing controller with glass interface level-shifters and a glass power supply circuit..

The NT35512 supports MIPI Interface, 16/18/24 bits RGB interface, serial peripheral interfaces (SPI) interface.


The NT35512 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities.

This LSI is suitable for small or medium-sized portable mobile solutions requiring long-term driving capabilities, including bi-directional pagers, digital audio players, cellular phones and handheld PDA..

NOVATEK CONFIDENTIAL
NO DISCLOSURE

2 FEATURES

- ◆ Single chip WVGA a-Si TFT LCD Controller/driver without Display RAM.
- ◆ Display resolution option
 - 480RGB x 1024
 - 480RGB x 864
 - 480RGB x 854
 - 480RGB x 800
 - 480RGB x 720
 - 480RGB x 640
 - 480RGB x 360
 - 480RGB x 320
- ◆ Display mode (Color mode)
 - Full color mode: 16.7M-colors
 - Reduce color mode: 262K colors
 - Reduce color mode: 65K colors
 - Idle mode: 8 colors
- ◆ Interface
 - 8-bit, 9-bit and 16-bit serial peripheral interface
 - 16-/18-/24-bits RGB interface (DE mode and SYNC mode with polarity of HS/VS can be set by register)
 - MIPI Display Serial Interface (DSI V1.01 r11 and D-PHY V1.0, 1 clock and 1 or 2 data lane pairs)
- ◆ Display features
 - Individual gamma correction setting for RGB dots
 - Deep standby function
- ◆ On chip
 - VGHO/VGLO voltage generator for gate control signal and panel
 - Oscillator for display clock
 - Supports gate control signals to gate driver in the panel
 - On module color characteristics
 - On module checksums checking
 - Four GPO (General Purpose Output) pins for external control
- ◆ Supply voltage range
 - I/O supply voltage range for VDDI to VSSI: 1.65V ~ 3.3V
 - Analog supply voltage range for VDDDB/VDDA/VDDR to VSSB/VSSA/VSSR: 2.5V ~ 3.3V
 - MIPI regulator supply voltage range for VDDAM to VSSAM: 2.5V ~ 3.3V
- ◆ Output voltage levels
 - Positive gate driver voltage range for VGH: $AVDD+VDDDB \sim 2xAVDD - AVEE$
 - Negative gate driver voltage range for VGLX: $AVEE+VCL \sim 2xAVEE-AVDD$
 - Step-up 1 output voltage range for AVDD: 4.5 ~ 6.5V
 - Step-up 2 output voltage range for AVEE: -4.5 ~ -6.5V
 - Positive gamma high voltage range for VGMP: 3.0 ~ 6.1V (AVDD-0.5V)
 - Positive gamma low voltage range for VGSP: 0.0, 0.3 ~ 3.1V
 - Negative gamma high voltage range for VGMN: -3.0 ~ -6.1V (AVEE+0.5V)
 - Negative gamma low voltage range for VGSN: 0.0, -0.3 ~ -3.1V
 - Common electrode voltage range for VCOM: 0.0 ~ -3.5V (VCL+0.5V)
 - Panel voltage range for VRGH: 1.0V ~ 6.0V(AVDD-0.5V)

3 BLOCK DIAGRAM


4 PIN DESCRIPTION

4.1 Power Supply Pins

Symbol	Name	Description
Vddb	DC/DC Power	Power supply for DC/DC converter Vddb, Vdda and VDDR should be the same input voltage level
Vdda	Analog Power	Power supply for analog system Vddb, Vdda and VDDR should be the same input voltage level
VDDR	Regulator Power	Power supply for regulator system Vddb, Vdda and VDDR should be the same input voltage level
VDD_DET	Detection Power	Connect to Vddb/Vdda/VDDR for detection.
VDDAM	MIPI Power	Power supply for MIPI analog regulator system
VDDI	I/O Power	Power supply for interface system except MIPI interface
DVDD	Digital Voltage	Regulator output for logic system power (1.55V typical) Connect a capacitor for stabilization.
MVDDA	MIPI Voltage	Regulator output for internal MIPI analog system (1.5V typical) Connect a capacitor for stabilization. If not use MIPI interface, please open this pin.
MVDDL	MIPI Voltage	Regulator output for internal MIPI low power system (1.2V typical) Connect a capacitor for stabilization. If not use MIPI interface, please open this pin
VSSB	DC/DC GND	System ground for DC/DC converter
VSSA	Analog GND	System ground for analog system
VSSR	Regulator GND	System ground for regulator system
VSSAM	MIPI GND	System ground for internal MIPI analog system
VSSI	I/O GND	System ground for interface system except MIPI interface
DVSS	Digital GND	System ground for internal digital system
AVSS	Source OP GND	System ground for source OP system.
MTP_PWR	MTP Power	MTP programming power supply pin (7.5 to 8.0V and 7.75V typical) Must be left open or connected to DVSS in normal condition.

4.2 CABC Control Pins

Symbol	I/O	Description
LEDON	O	This pin is connect to the external LED driver. It is a LED driver control signal which is used for turning ON/OFF the LED backlight. If not used, please open this pin.
LEDPWM	O	This pin is connect to the external LED driver. It is a PWM type control signal for brightness of the LED backlight. The width of LEDPWM signal is set from 256 values between 0% (Low) and 100% (High) If not used, please open this pin.

4.3 SPI Interface Pins

Symbol	I/O	Description
CSX	I	Chip select input pin ("Low" enable) in SPI I/F. This pin is not used for MIPI, please connect to VDDI this pin.
SCL	I	SCL: A synchronous clock signal in SPI I/F. This pin is not used for MIPI I/F, please connect to VDDI this pin.
D/CX	I	Display data / command selection in 8-bit SPI I/F (4-pin SPI). D/CX = "0" : Command D/CX = "1" : Parameter This pin is not used for 9-bit/16-bit SPI, or MIPI I/F, please connect to VDDI this pin.
SDI	I/O	SCL: Serial input signal in SPI I/F. The data is input on the rising/falling edge of the SCL signal. This pin is not used for MIPI I/F, please connect to VSSI this pin.
SDO	O	Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal. If the host places the SDI line into high-impedance state during the read interval, the SDI and SDO can be tied together. This pin is not used for MIPI I/F, please open this pin.

NOTE: "1" = VDDI level, "0" = VSSI level.

4.4 RGB Interface Pins

Symbol	I/O	Description
PCLK	I	Pixel clock signal in RGB I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.
VS	I	Vertical sync. Signal in RGB I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.
HS	I	Horizontal sync. Signal in RGB I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.
DE	I	Data enable signal in RGB I/F mode 1. This pin is not used for RGB mode 2 or MIPI I/F, please connect to VSSI this pin.
D[23:0]	I/O	24-bit input data bus for RGB I/F. For RGB I/F: 16-bit/pixel: D[20:16]=R[4:0], D[13:8]=G[5:0] and D[4:0]=B[4:0], connect unused pins to VSSI 18-bit/pixel: D[21:16]=R[5:0], D[13:8]=G[5:0] and D[5:0]=B[5:0], connect unused pins to VSSI 24-bit/pixel: D[23:16]=R[7:0], D[15:8]=G[7:0] and D[7:0]=B[7:0] These pins are not used for MIPI I/F, please connect to VSSI these pins.

4.5 MIPI Interface Pins

Symbol	I/O	Description																																				
HSSI_CLK_P HSSI_CLK_N	I	-These pins are DSI-CLK+/- differential clock signals if MIPI interface is used. -HSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM. -When Driver IC enter to ULPM or Deep Standby Mode, please keep these pin to low.																																				
HSSI_D0_P HSSI_D0_N	I/O	-These pins are DSI-D0+/- differential data signals if MIPI interface is used. -HSSI_D0_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM. -When Driver IC enter to ULPM or Deep Standby Mode, please keep these pin to low.																																				
HSSI_D1_P HSSI_D1_N	I	-These pins are DSI-D1+/- differential data signals if MIPI interface is used. -HSSI_D1_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM. -When Driver IC enter to ULPM or Deep Standby Mode, please keep these pin to low.																																				
ERR	O	CRC and ECC error output pin for MIPI interface. This pin is output low when it is not activated. When this pin is activated, it output high if CRC/ECC error found. If not used, please open this pin.																																				
LANSEL	I	Input pin to select 1 data lane or 2 data lanes in MIPI interface.																																				
		<table border="1"> <thead> <tr> <th>LANSEL</th> <th>Data Lane of MIPI</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1 data lane</td> </tr> <tr> <td>1</td> <td>2 data lanes</td> </tr> </tbody> </table>	LANSEL	Data Lane of MIPI	0	1 data lane	1	2 data lanes																														
LANSEL	Data Lane of MIPI																																					
0	1 data lane																																					
1	2 data lanes																																					
If not used, please connect to VSSI.																																						
DSWAP PSWAP	I	Input pin to select HSSI_D0/D1 data lane sequence and polarity in high speed interface only.																																				
		<table border="1"> <thead> <tr> <th>Pin Name</th> <th>HSSI_D0_P</th> <th>HSSI_D0_N</th> <th>HSSI_CLK_P</th> <th>HSSI_CLK_N</th> <th>HSSI_D1_P</th> <th>HSSI_D1_N</th> </tr> </thead> <tbody> <tr> <td rowspan="4">Input MIPI Signal</td> <td>DSWAP=0 PSWAP=0</td> <td>DSI-D0+</td> <td>DSI-D0-</td> <td>DSI-CLK+</td> <td>DSI-CLK-</td> <td>DSI-D1+</td> <td>DSI-D1-</td> </tr> <tr> <td>DSWAP=0 PSWAP=1</td> <td>DSI-D0-</td> <td>DSI-D0+</td> <td>DSI-CLK-</td> <td>DSI-CLK+</td> <td>DSI-D1-</td> <td>DSI-D1+</td> </tr> <tr> <td>DSWAP=1 PSWAP=0</td> <td>DSI-D1+</td> <td>DSI-D1-</td> <td>DSI-CLK+</td> <td>DSI-CLK-</td> <td>DSI-D0+</td> <td>DSI-D0-</td> </tr> <tr> <td>DSWAP=1 PSWAP=1</td> <td>DSI-D1-</td> <td>DSI-D1+</td> <td>DSI-CLK-</td> <td>DSI-CLK+</td> <td>DSI-D0-</td> <td>DSI-D0+</td> </tr> </tbody> </table>	Pin Name	HSSI_D0_P	HSSI_D0_N	HSSI_CLK_P	HSSI_CLK_N	HSSI_D1_P	HSSI_D1_N	Input MIPI Signal	DSWAP=0 PSWAP=0	DSI-D0+	DSI-D0-	DSI-CLK+	DSI-CLK-	DSI-D1+	DSI-D1-	DSWAP=0 PSWAP=1	DSI-D0-	DSI-D0+	DSI-CLK-	DSI-CLK+	DSI-D1-	DSI-D1+	DSWAP=1 PSWAP=0	DSI-D1+	DSI-D1-	DSI-CLK+	DSI-CLK-	DSI-D0+	DSI-D0-	DSWAP=1 PSWAP=1	DSI-D1-	DSI-D1+	DSI-CLK-	DSI-CLK+	DSI-D0-	DSI-D0+
		Pin Name	HSSI_D0_P	HSSI_D0_N	HSSI_CLK_P	HSSI_CLK_N	HSSI_D1_P	HSSI_D1_N																														
		Input MIPI Signal	DSWAP=0 PSWAP=0	DSI-D0+	DSI-D0-	DSI-CLK+	DSI-CLK-	DSI-D1+	DSI-D1-																													
			DSWAP=0 PSWAP=1	DSI-D0-	DSI-D0+	DSI-CLK-	DSI-CLK+	DSI-D1-	DSI-D1+																													
DSWAP=1 PSWAP=0	DSI-D1+		DSI-D1-	DSI-CLK+	DSI-CLK-	DSI-D0+	DSI-D0-																															
DSWAP=1 PSWAP=1	DSI-D1-		DSI-D1+	DSI-CLK-	DSI-CLK+	DSI-D0-	DSI-D0+																															
If not used, please connect to VSSI.																																						

4.6 Interface Logic Pins

Symbol	I/O	Description																		
RESX	I	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.																		
IM[3:0]	I	Interface type selection. The connections of IM[3:0] which not shown in table are invalid.																		
		<table border="1"> <thead> <tr> <th>IM[3:0]</th> <th>Display Data</th> <th>Command</th> </tr> </thead> <tbody> <tr> <td>1001</td> <td>RGB I/F, D[23:0]</td> <td>8-bit SPI (SCL rising edge trigger), SDI/SDO</td> </tr> <tr> <td>1010</td> <td>RGB I/F, D[23:0]</td> <td>9-bit SPI (SCL rising edge trigger), SDI/SDO</td> </tr> <tr> <td>0011</td> <td>RGB I/F, D[23:0]</td> <td>16-bit SPI (SCL rising edge trigger), SDI/SDO</td> </tr> <tr> <td>1011</td> <td>RGB I/F, D[23:0]</td> <td>16-bit SPI (SCL falling edge trigger), SDI/SDO</td> </tr> <tr> <td>0101</td> <td>MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N</td> <td>MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N</td> </tr> </tbody> </table>	IM[3:0]	Display Data	Command	1001	RGB I/F, D[23:0]	8-bit SPI (SCL rising edge trigger), SDI/SDO	1010	RGB I/F, D[23:0]	9-bit SPI (SCL rising edge trigger), SDI/SDO	0011	RGB I/F, D[23:0]	16-bit SPI (SCL rising edge trigger), SDI/SDO	1011	RGB I/F, D[23:0]	16-bit SPI (SCL falling edge trigger), SDI/SDO	0101	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N
		IM[3:0]	Display Data	Command																
		1001	RGB I/F, D[23:0]	8-bit SPI (SCL rising edge trigger), SDI/SDO																
		1010	RGB I/F, D[23:0]	9-bit SPI (SCL rising edge trigger), SDI/SDO																
		0011	RGB I/F, D[23:0]	16-bit SPI (SCL rising edge trigger), SDI/SDO																
1011	RGB I/F, D[23:0]	16-bit SPI (SCL falling edge trigger), SDI/SDO																		
0101	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N																		
GPO[3:0]	O	General purpose output pins. The output voltage swing is VDDI to VSSI. If not used, please open these pins.																		
VGSW[3:0]	I	Input pin to select the different application.																		
EXB1T	I	Input pin to select the external AVDD DC/DC voltage.																		
		<table border="1"> <thead> <tr> <th>EXB1T</th> <th>AVDD Voltage</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Use internal DC/DC for AVDD</td> </tr> <tr> <td>1</td> <td>Use external DC/DC for AVDD</td> </tr> </tbody> </table>	EXB1T	AVDD Voltage	0	Use internal DC/DC for AVDD	1	Use external DC/DC for AVDD												
		EXB1T	AVDD Voltage																	
0	Use internal DC/DC for AVDD																			
1	Use external DC/DC for AVDD																			
	If not used, please connect to VSSI.																			
EXB2T	I	Input pin to select the external AVEE DC/DC voltage.																		
		<table border="1"> <thead> <tr> <th>EXB2T</th> <th>AVEE Voltage</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Use internal DC/DC for AVEE</td> </tr> <tr> <td>1</td> <td>Use external DC/DC for AVEE</td> </tr> </tbody> </table>	EXB2T	AVEE Voltage	0	Use internal DC/DC for AVEE	1	Use external DC/DC for AVEE												
		EXB2T	AVEE Voltage																	
0	Use internal DC/DC for AVEE																			
1	Use external DC/DC for AVEE																			
	If not used, please connect to VSSI.																			
NBWSEL	I	Input pin to select the voltage sequence of V0 ~ V255.																		
		<table border="1"> <thead> <tr> <th>NBWSEL</th> <th>V0 ~ V255 voltage sequence</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>$V_{(00h)} > V_{(01h)} > \dots > V_{(FEh)} > V_{(FFh)}$ (Normally White)</td> </tr> <tr> <td>1</td> <td>$V_{(00h)} < V_{(01h)} < \dots < V_{(FEh)} < V_{(FFh)}$ (Normally Black)</td> </tr> </tbody> </table>	NBWSEL	V0 ~ V255 voltage sequence	0	$V_{(00h)} > V_{(01h)} > \dots > V_{(FEh)} > V_{(FFh)}$ (Normally White)	1	$V_{(00h)} < V_{(01h)} < \dots < V_{(FEh)} < V_{(FFh)}$ (Normally Black)												
		NBWSEL	V0 ~ V255 voltage sequence																	
0	$V_{(00h)} > V_{(01h)} > \dots > V_{(FEh)} > V_{(FFh)}$ (Normally White)																			
1	$V_{(00h)} < V_{(01h)} < \dots < V_{(FEh)} < V_{(FFh)}$ (Normally Black)																			

NOTE: "1" = VDDI level, "0" = VSSI level.

4.7 Driver Output Pins

Symbol	I/O	Description
S1 ~ S1440	O	Pixel electrode driving output.
GOUT1 ~ GOUT32	O	Gate control signals for panel. The swing voltage level is VGHO to VGLO
SDUM1, SDUM2	O	Dummy Source, leave it Open if not used
VGHO	O	High voltage level for gate control signals and gate circuit of panel.
VGLO	O	Low voltage level for gate control signals and gate circuit of panel.
LVGL	O	Low voltage level for gate circuit of panel.
VCOM	O	Regulator output for common voltage of panel. Connect a capacitor for stabilization.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

4.8 DC/DC Converter Pins

Symbol	I/O	Description
AVDD	O	Output voltage from step-up circuit 1, generated from VDDB. Connect a capacitor for stabilization.
AVEE	O	Output voltage from step-up circuit 2, generated from VDDB. Connect a capacitor for stabilization.
VCL	O	Output voltage from step-up circuit 3, generated from VDDB. Connect a capacitor for stabilization.
VGH	O	Output voltage from step-up circuit 4. Connect a capacitor for stabilization.
VGLX	O	Output voltage from step-up circuit 5. Connect a capacitor for stabilization.
VGL	I	Substrate voltage for driver IC. Please connect VGL to VGLX.
C11P, C11N C12P, C12N C13P, C13N C14P, C14N	O	Capacitor connection pins for the step-up circuit which generate AVDD. Connect capacitor as requirement. When not in used, please open these pins.
C21P, C21N C22P, C22N C23P, C23N C24P, C24N	O	Capacitor connection pins for the step-up circuit which generate AVEE. Connect capacitor as requirement. When not in used, please open these pins.
C31P, C31N C32P, C32N	O	Capacitor connection pins for the step-up circuit which generate VCL. Connect capacitor as requirement.
C41P, C41N	O	Capacitor connection pins for the step-up circuit which generate VGH. Connect capacitor as requirement.
C51P, C51N	O	Capacitor connection pins for the step-up circuit which generate VGLX. Connect capacitor as requirement.
VRGH	O	Output voltage generated from AVDD. Connect a capacitor for stabilization. When not in use, please open this pin.
VGL_REG	O	Output voltage generated from VGLX. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
EXTP	O	PFM1 control output for DC/DC converter to generate AVDD. Connect to gate of external NMOS device. When not in use, please open this pin.
EXTN	O	PFM2 control output for DC/DC converter to generate AVEE. Connect to gate of external PMOS device. When not in use, please open this pin.
CSP	I	Current sensing input for PFM1 DC/DC converter (generate AVDD). When not in use, please connect to VSSB.
CSN	I	Current sensing input for PFM2 DC/DC converter (generate AVEE). When not in use, please connect to VSSB.
VREF_PWR	O	Regulator output for power voltage. Connect a capacitor for stabilization.
VREFCP	O	Reference voltage for internal voltage generating circuit. Connect capacitor for stabilization.

Symbol	I/O	Description
VGMP	O	Output voltage generated from AVDD. LDO output for positive gamma high voltage generator.
VGSP	O	Output voltage generated from AVDD. LDO output for positive gamma low voltage generator.
VGMN	O	Output voltage generated from AVEE. LDO output for negative gamma high voltage generator.
VGSN	O	Output voltage generated from AVEE. LDO output for negative gamma low voltage generator.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

4.9 Test Pins

Symbol	I/O	Description
PADA1 PADA2 PADA3 PADA4 PADB1 PADB2 PADB3 PADB4	I/O	- These test pins for chip attachment detection. PADA1 to PADA4 are output pins and PADB1 to PADB4 are input pins. - For normal operation: Connect PADA1 and PADB1 together by ITO trace. Connect PADA2 and PADB2 together by ITO trace. Connect PADA3 and PADB3 together by ITO trace. Connect PADA4 and PADB4 together by ITO trace.
CONTACT1A, CONTACT1B, CONTACT2A, CONTACT2B	I/O	- Test pin, for test bonding quality. IC internal will connect CONTACT1A with CONTACT1B, CONTACT2A with CONTACT2B
T_RDX	I	Test pin, not accessible to user. Must be connected to VDDI.
T_RGBBP	I	Test pin, not accessible to user. Must be connected to VSSI or VDDI.
T_VSEL	I	Test pin, not accessible to user. Must be connected to VSSI or VDDI.
T_DSTB_SEL	I	Test pin, not accessible to user. Must be connected to VSSI or VDDI.
I2C_SA0	I	Test pin, not accessible to user. Must be connected to VSSI or VDDI.
T_TE_L T_DUMMY	O	Test pin, not accessible to user. Must be left open.
T_KBBC	O	Test pin, not accessible to user. Must be left open.
TEST0~7	I/O	Test pin, not accessible to user. Must be left open.
OSC_TEST	I/O	Test pin, not accessible to user, Must left open
VDDI_OPT1~2	O	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.
VSSI_OPT1	O	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.
VSSIDUM0~106	O	-These pins are dummy with VSSI potential (not have any function inside). -Signal traces can't pass through on glass under these pads.

5 FUNCTIONAL DESCRIPTION

5.1 MPU Interface

NT35512 can interface with MPU at high speed. However, if the interface cycle time is faster than the limit, MPU needs to have dummy wait(s) to meet the cycle time limit.

5.1.1 Interface Type Selection

The selection of a given interfaces are done by setting IM3, IM2, IM1 and IM0 pins as show in **Table 5.1.1**

Table 5.1.1 Interface Type Selection

IM3	IM2	IM1	IM0	Display Data	Register
1	0	0	1	RGB interface, D[23:0]	8-bit SPI, SDI/SDO serial data, SCL rising trigger
1	0	1	0	RGB interface, D[23:0]	9-bit SPI, SDI/SDO serial data, SCL rising trigger
0	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL rising trigger
1	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL falling trigger
0	1	0	1	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N

Note: "X" = Don't care.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.1.2 8-Bit and 9-Bit Serial Interface


The 4-pin SPI (8-bit) and 3-pin SPI (9-bit) selection of a given interfaces are done by setting IM3, IM2, IM1 and IM0 pins

The 3-pin SPI (9-bit format) use CSX (chip select), SCL (serial clock) and SDI/SDO (serial data input/output). The 4-pin SPI (8-bit format) use CSX (chip select), D/CX (data/command select), SCL (serial clock) and SDI/SDO (serial data input/output). Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together.


5.1.2.1 Write Mode

The write mode of the interface means the micro controller writes commands and data to the NT35512. 3-Pin serial data packet contains a control bit D/CX and a transmission byte and in 4-pin serial case, data packet contains just transmission byte and control bit D/CX is transferred by D/CX pin. If D/CX is low, the transmission byte is interpreted as command byte. If D/CX is high, the transmission byte is stored in command register as parameter.

Any instruction can be sent in any order to the NT35512. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDI/SDO data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.




When CSX is high, SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling CSX edge, SCL can be high or low (see below figure). SDI/SDO is sampled at the rising edge of SCL. D/CX indicates, whether the byte is command code (D/CX=0) or parameter (D/CX=1). It is sampled when first rising SCL edge (3-line serial interface) or 8th rising SCL edge (4-line serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-line serial interface) or D7 (4-line serial interface) of the next byte at the next rising edge of SCL.



5.1.2.2 Read Mode

The read mode of the interface means that the micro controller reads register value from the NT35512. To do so the micro controller first has to send a command (Read ID or Read Register command) and then the following byte is transmitted in the opposite direction. After that CSX is required to go high before a new command is send. The NT35512 samples the SDI (input data) at the rising edges, but shifts SDO (output data) at the falling SCL edges. Thus the micro controller is supported to read data at the rising SCL edges. After the read status command has been sent, the SDO line must be set to tri-state no later than at the falling SCL edge of the last bit.



5.1.3 16-bit Serial Interface

The selection of this interface is done by IM3, IM2, IM1 and IM0.

The serial interface can select IM3 = 0 or 1 to decide the trigger edge of serial clock (SCL) is rising edge or falling edge. The serial interface is used to communication between the micro controller and the LCD driver chip. It contains CSX (chip select), SCL (serial clock), SDI (serial data input) and SDO (serial data output). Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together.

5.1.3.1 Write Mode

The write mode of the interface means the micro controller writes commands and data to the NT35512. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.

When CSX is high, SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling CSX edge, SCL can be high or low (see **Fig. 5.1.1**). SDI/SDO are sampled at the rising edge of SCL. R/W indicates, whether the byte is read command (R/W = '1') or write command (R/W = '0'). It is sampled when first rising SCL edge. If CSX stays low after the last bit of command/data byte, the serial interface expects the R/W bit of the next byte at the next rising edge of SCL.

NOVATEK CONFIDENTIAL
NO DISCLOSURE




Fig. 5.1.1 Serial bus protocol for register write mode

5.1.2.2 Read Mode

The read mode of the interface means that the micro controller reads register value from the NT35512. To do so the micro controller first has to send a command and then the following byte is transmitted in the opposite direction. After that CSX is required to go high before a new command is send (see **Fig. 5.1.2**). The NT35512 samples the SDI (input data) at the rising edges, but shifts SDO (output data) at the falling SCL edges. Thus the micro controller is supported to read data at the rising SCL edges. After the read status command has been sent, the SDI line must be set to tri-state no later than at the falling SCL edge of the last bit. It doesn't need any dummy clock when execute the command data read.

NOVATEK CONFIDENTIAL
NO DISCLOSURE




Fig. 5.1.2 Serial bus protocol for register read mode

5.2 MIPI Interface

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.


Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified form of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode refers to operation in which transactions primarily take the form of sending commands to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands, parameters to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

Configuration:

Lane Pair	MCU (Master) Display Module (Slave)
Clock Lane	Unidirectional Lane <ul style="list-style-type: none"> ■ Clock Only ■ Escape Mode(ULPS Only)
Data Lane 0	Bi-directional Lane <ul style="list-style-type: none"> ■ Forward High-Speed ■ Bi-directional Escape Mode ■ Bi-directional LPDT
Data Lane 1	Unidirectional Lane <ul style="list-style-type: none"> ■ Forward High-Speed ■ Escape Mode (ULPM only) ■ No LPDT

5.2.1 Display Module Pin Configuration for DSI


NOVATEK.COM
NO DISC
ORIGINAL

5.2.2 Display Serial Interface (DSI)

5.2.2.1 General Description

Communication sequences between the MCU and the display module are described on chapter “5.3.2.3.3 Communication Sequences”.

The communication can be separated 2 different levels between the MCU and the display module:

- Low level communication what is done on the interface level
- High level communication what is done on the packet level

5.2.2.2 Interface Level Communication

5.2.2.2.1 GENERAL

The display module uses data and clock lane differential pairs for DSI (DSI-1M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode.

High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode. There are used different modes and protocol in each mode when there is wanted to transfer information from the MCU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Lane Pair State Code	Line DC Voltage Levels		High Speed(HS)	Low-Power(LP)	
	Dn+ -line	Dn- -line	Burst Mode	Control Mode	Escape Mode
HS-0	Low (HS)	High (HS)	Differential-0	Note 1	Note 1
HS-1	High (HS)	Low (HS)	Differential-1	Note 1	Note 1
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space
LP-01	Low (LP)	High (LP)	Not Defined	HS-Request	Mark-0
LP-10	High (LP)	Low (LP)	Not Defined	LP-Request	Mark-1
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2


NOTES:

1. Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode.
2. If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control Mode.

5.2.2.2.2 DSI-CLK LANES

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM). These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences.


The principle flow chart of the different clock lanes power modes is illustrated below.




5.2.2.2.1 LOW POWER MODE (LPM)

DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:


- 1) After SW Reset, HW Reset or Power On Sequence =>LP-11
- 2) After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code) =>LP-10 =>LP-11 (LPM). This sequence is illustrated below.


From ULPM to LPM

- 3) After DSI-CLK+/- lanes are leaving High Speed Clock Mode (HSCM, HS-0 or HS-1 State Code) =>HS-0 =>LP-11 (LPM). This sequence and all three mode changes are illustrated below.


From High Speed Clock Mode (HSCM) to LPM


All three mode changes are illustrated a flow chart below.




All Three Mode Change to LPM on the Flow Chart

5.2.2.2.2 ULTRA LOW POWER MODE (ULPM)

DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM). This sequence is illustrated below.



From LPM to ULPM

The mode change is also illustrated below.



Mode Change from LPM to ULPM on the Flow Chart

5.2.2.2.3 HIGH SPEED CLOCK MODE (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00 =>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.


From LPM to HSCM

The mode change is also illustrated below.






Mode Change from LPM to HSCM on the Flow Chart

The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-Dn+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.

The burst of the high speed clock consists of :

- Even number of transitions
- Start state is HS-0
- End state is HS-0



Note :
 If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
 If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

DSI-CLK+, DSI-D0+ - - - - -
 DSI-CLK-, DSI-D0- ————

High Speed Clock Burst

5.2.2.2.3 DSI-DATA LANES
5.2.2.2.3.1 GENERAL

DSI-D0+/- Data Lanes can be driven in different modes which are:

- Escape Mode
- High-Speed Data Transmission
- Bus Turnaround Request

These modes and their entering codes are defined on the following table.

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11=>LP-10=>LP-00=>LP-01=>LP-00	LP-00=>LP-10=>LP-11(Mark-1)
High-Speed Data Transmission	LP-11=>LP-01=>LP-00=>HS-0	(HS-0 or HS-1) =>LP-11
Bus Turnaround Request	LP-11=>LP-10=>LP-00=>LP-10=>LP-00	High-Z

Notes:

1. DSI-D0+/- data lanes are used.
2. More information on section "Bus Turnaround (BTA)"

5.2.2.2.3.2 ESCAPE MODES

Data lanes (DSI-D0+/-) can be used in different Escape Modes when data lanes are in Low Power (LP) mode.


These Escape Modes are used to:

- Send "Low-Power Data Transmission" (LPDT) e.g. from the MCU to the display module
- Drive data lanes to "Ultra-Low Power State" (ULPS)
- Indicate "Remote Application Reset" (RAR), which is reset the display module
- Indicate "Tearing Effect" (TEE), which is used for a TE trigger event from the display module to the MCU
- Indicate "Acknowledge" (ACK), which is used for a non-error event from the display module to the MCU

The basic sequence of the Escape Mode is as follow

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.
- A load if it is needed
- Exit Escape (Mark-1) LP-00 =>LP-10 =>LP-11
- End: LP-11

This basic construction is illustrated below:



General Escape Mode Sequence

The number of the different Escape Commands (EC) is eight. These eight different escape commands (EC) can be divided 2 different groups: Mode or Trigger. The MCU is informing to the display module that it is controlling data lanes (DSI-D0+/-) with the mode e.g. The MCU can inform to the display module that it can put data lanes in the low power mode. The MCU is waiting from the display module event information, which has been set by the MCU, with the trigger e.g. when the display module reaches a new V-synch, the display module sent to the MCU a TE trigger (TEE), if the MCU has been requested it.

Escape commands are defined on the next table.

This basic construction is illustrated below:

Escape Command	Command Type Mode/Trigger	Entry Command Pattern (First Bit => Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 _{bin}	-	X
Ultra-Low Power Mode	Mode	0001 1110 _{bin}	X	X
Underfined-1, Note 1	Mode	1001 1111 _{bin}	-	-
Underfined-2, Note 1	Mode	1101 1110 _{bin}	-	-
Remote Application Reset	Trigger	0110 0010 _{bin}	-	X
Tearing Effect	Trigger	0101 1101 _{bin}	-	X
Acknowledge	Trigger	0010 0001 _{bin}	-	X
Unknow-5, Note 1	Trigger	1010 0000 _{bin}	-	-

Notes:

1. This Escape command support has not been implemented on the display module.
2. n=1.
3. "X"=Supported
4. "-"=Not Supported
5. Tearing Effect Trigger can not be used in MIPI Video mode.


Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MCU.


The Low Power Data Transmission (LPDT) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)
- Load (Data):
 - One or more bytes (8 bit)
 - Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Low-Power Data Transmission (LPDT)



Pause (Example)


Ultra-Low Power State (ULPS)

The MCU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode.

The Ultra-Low Power State (ULPS) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)
- Ultra-Low Power State (ULPS) when the MCU is keeping data lanes low
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Remote Application Reset (RAR)

The MCU can inform to the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes are entering in Escape Mode.

The Remote Application Reset (RAR) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Remote Application Reset (RAR)


Tearing Effect (TEE)

The display module can inform to the MCU when a tearing effect event (New V-synch) has been happen on the display module by Tearing Effect (TEE).

The Tearing Effect (TEE) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Tearing Effect (TEE) trigger in Escape Mode: 0101 1101 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:


Tearing Effect (TEE)

Note: Tearing Effect (TEE) can not be used in MIPI Video Mode


Acknowledge (ACK)

The display module can inform to the MCU when an error has not recognized on it by Acknowledge (ACK).

The Acknowledge (ACK) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Acknowledge (ACK)


5.2.2.2.3.3 HIGH SPEED DATA TRANSMISSION (HSDT)
Entering High-Speed Data Transmission (T_{SOT} of HSDT)

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MCU. See more information on chapter "5.3.2.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are entering (T_{SOT}) in the High-Speed Data Transmission (HSDT) as follows

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) – Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (T_{SOT} of HSDT) sequence is illustrated below


Entering High-Speed Data Transmission (T_{SOT} of HSDT)


Leaving High-Speed Data Transmission (T_{EOT} of HSDT)

The display module is leaving the High-Speed Data Transmission (T_{EOT} of HSDT) when Clock lanes DSI-CLK+/- are in the High-Speed Clock Mode (HSCM) by the MCU and this HSCM is kept until data lanes are in LP-11 mode. See more information on chapter "5.3.2.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are leaving from the High-Speed Data Transmission (T_{EOT} of HSDT) as follows

- Start: High-Speed Data Transmission (HSDT)
- Stops High-Speed Data Transmission
 - MCU changes to HS-1, if the last load bit is HS-0
 - MCU changes to HS-0, if the last load bit is HS-1
- End: LP-11 (Rx: Lane Termination Disable)



This same leaving High-Speed Data Transmission (T_{EOT} of HSDT) sequence is illustrated below


Leaving High-Speed Data Transmission (T_{EOT} of HSDT)

Burst of the High-Speed Data Transmission (HSDT)

The burst of the high-speed data transmission (HSDT) can consist of one data packet or several data packets. These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter “5.1.9.2.3.1 Short Packet (SPa) and Long Packet (LPa) Structures”.

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.



Abbreviation	Explanation
EoT	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Data lanes are '1's (Stop Mode)
SPa	Short Packet
SoT	Start of the Transmission


Bus Turnaround (BTA)

The MCU or display module, which is controlling DSI-D0+/- Data Lanes, can start a bus turnaround procedure when it wants information from a receiver, which can be the MCU or display module.

The MCU or display module are using the same sequence when this bus turnaround procedure is used. This sequence is described for reference purposes, when the MCU wants to do the bus turnaround procedure to the display module, as follow.

- Start (MCU):LP-11
- Turnaround Request (MCU): LP-11 → LP-10 → LP-00 → LP-10 → LP-00
- The MCU wait until the display module is starting to control DSI-D0+/- data lanes and the MCU stop to control DSI-D0+/- data lanes (=High-Z)
- The display module changes to the stop mode: LP-00 → LP-10 → LP-11

The same bus turnaround .procedure (From the MCU to the display module) is illustrated below.


Bus Turnaround Procedure

MCU and the display module terms are switched on above figure, if the Bus Turnaround (BTA) is from the display module to the MCU..


5.2.2.3 Packet Level Communication
5.2.2.3.1 SHORT PACKET (SPa) AND LONE PACKET (LPa) STRUCTURE

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSST) modes.


The lengths of the packets are

- Short Packet (SPa): 4 bytes
- Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



Short Packet (SPa) Structure



Long Packet (LPa) Structure

Note:

Short Packet (SPa) Structure and Long Packet (LPa) Structure are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sendings).


The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

- * LP-11 =>SoT =>SPa =>LPa =>SPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>SPa =>SPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>LPa =>LPa =>LPa =>EoT =>LP-11

5.2.2.3.1.1 BIT ORDER OF THE BYTE ON PACKETS


The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant Bit (MSB) of the byte is sent in the last.

This same order is illustrated for reference purposes below.


Bit Order of the Byte on Packets
5.2.2.3.1.2 BIT ORDER OF THE MULTIPLE BYTE INFORMATION ON PACKETS

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last.

This same order is illustrated for reference purposes below.



Byte Order of the Multiple Byte on Packets

5.2.2.3.1.3 PACKET HEADER (PH)

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).

Short Packet (SPa):


- 1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)



Packet Header (PH) on Short Packet (SPa)

Long Packet (LPa):

- 1st byte: Data Identification (DI) => Identification that this is Long Packet (LPa)
- 2nd and 3rd bytes: Word Count (WC)
- 4th byte: Error Correction Code (ECC)



Packet Header (PH) on Long Packet (LPa)

Data Identification (DI)

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:


- Virtual Channel (VC), 2 bits, DI[7...6]
- Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated on a table below.

Data Identification (DI) Structure

Data Identification (DI)							
Virtual Channel (VC)		Data Type (DT)					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0


Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below.


Data Identification (DI) on the Packet Header (PH)

Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MCU.


Bits of the Virtual Channel (VC) are illustrated for reference purposes below.


Virtual Channel (VC) on the Packet Header (PH)

Virtual Channel (VC) can address 4 different channels for e.g. 4 different display modules. Devices are using the same virtual channel what the MCU is using to send packets to them e.g.

- The MCU is using the virtual channel 0 when it sends packets to this display module
- This display module is also using the virtual channel 0 when it sends packets to the MCU

This functionality is illustrated below.


Virtual Channel (VC) Configuration


Virtual Channel (VC) always 0 (D[7...6]=VC[1...0]000b) when the MCU is sending “End of Transmission Packet” to the display module. See section “End of Transmission Packet (EoTP)”

This display module is not supporting the virtual channel selector for other device (1 to 3) when only possible virtual channel (VC[1...0]) is 00b for this display module.

Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.



Data Type (DT) on the Packet Header (PH)

NOVATEK CONFIDENTIAL
NO DISCLOSURE

This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa.

These Data Type (DT) are defined on tables below.

Data Type (DT) from MCU to the Display Module (or Other Devices)

Data Type Hex	Data Type Binary	Description	Packet Size	Note
08h	00 1000	End of Transmission packet	Short	1
05h	00 0101	DCS WRITE, no parameters	Short	
15h	01 0101	DCS WRITE, 1 parameter	Short	
06h	00 0110	DCS READ, no parameters	Short	
37h	11 0111	Set Maximum Return Packet Size	Short	
09h	00 1001	Null Packet, no data	Long	2
19h	01 1001	Blanking Packet, no data	Long	2
39h	11 1001	DCS Long Write/Write_LUT Command Packet	Long	
01h	00 0001	Sync Event, V Sync Start	Short	7
11h	01 0001	Sync Event, V Sync End	Short	7
21h	10 0001	Sync Event, H Sync Start	Short	7
31h	11 0001	Sync Event, H Sync End	Short	7
02h	00 0010	Color mode (CM) Off Command	Short	7
12h	01 0010	Color mode (CM) On Command	Short	7
22h	10 0010	Shut Down Peripheral Command	Short	7
32h	11 0010	Turn On Peripheral Command	Short	7
13h	01 0011	Generic Short Write, 1 parameter	Short	3,4,8
23h	10 0011	Generic Short Write, 2 parameter	Short	3,5,8
29h	10 1001	Generic Long Write	Long	3,8
14h	01 0100	Generic Read, 1 parameter	Short	3,4,8
0Eh	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long	7
1Eh	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long	7
2Eh	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long	7
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long	7

Notes:

1. This can be used when the MCU wants to secure that there is the end of transmission in High Speed Data Transmission (HSDT) mode.
2. This can be used when the data lanes are wanted to keep in High Speed Data Transmission (HSDT) mode.
3. The receiver process packets with data type (Generic Write/Read) the same way as data type (DCS Write / Read).
4. Generic Write/Read with 1 parameter: Payload Bytes = Command + 00h.
5. Generic Write/Read with 2 parameter: Payload Bytes = Command + Parameter.
6. The receiver will ignore packets with data type that neither listed in table above nor in MIPI DSI spec.

Data Type (DT) from the Display Module (or Other Devices) to the MCU

From the Display Module (or Other Devices) to the MCU										
Hex	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Short/Lng Packet	Abbreviation	Note
02h	0	0	0	0	1	0	Acknowledge with Error Report	Short	AwER	
1Ch	0	1	1	1	0	0	DCS Read Long Response	Long	DCSRR-L	
21h	1	0	0	0	0	1	DCS Read Short Response, 1 byte returned	Short	DCSRR1-S	
22h	1	0	0	0	1	0	DCS Read Short Response, 2 byte returned	Short	DCSRR2-S	
1Ah	0	1	1	0	1	0	Generic Read Long Response	Long	GENRR-L	Note
11h	0	1	0	0	0	1	Generic Read Short Response, 1 byte returned	Short	GENRR1-S	Note
12h	0	1	0	0	1	0	Generic Read Short Response, 2 byte returned	Short	GENRR2-S	Note

The receiver will ignore other Data Type (DT) if they are not defined on tables: "Data Type (DT) from the MCU to the Display Module (or Other Devices)" or "Data Type (DT) from the Display Module (or Other Devices) to the MCU".

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

The Word Count (WC) indicates the number of Bytes of Packet of Packet Data (PD) send after the Packet Header.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.


Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last.

Bits of Data 1 are set to '0' if the information length is 1 byte.

Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when Virtual Channel (VC) is 0.


Packet Data (PD) information:

- Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex)
- Data 1: 01hex (DCS's parameter)

Packet Header (PH)

Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

- Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)
- Data 1: 00hex (Null)

Packet Header (PH)

Packet Data (PD) for Short Packet (SPa), 1 Bytes Information

Word Count (WC) on the Long Packet (LPa)



Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH).


Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.


Word Count (WC) on the Long Packet (LPa)


LP-11: Low Power – Stop State
 SoT: Start of Transmission
 DI: Data Identification (8 bit)
 Data 0 and Data 1: Packet Data (8+8 bit)
 ECC: Error Correction Code (8 bit)
 EoT: End of Transmission



LP-11: Low Power – Stop State
 SoT: Start of Transmission
 DI: Data Identification (8 bit)
 WC: Word Count (16 bit)
 ECC: Error Correction Code (8 bit)
 Data 0, ... WC-1: Packet Data (0 – 65,535 bytes)
 CS: Checksum (16 bit) = Packet Footer (PF)
 EoT: End of Transmission


Error Correction Code (ECC)

Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors on the Packet Header (PH):


The ECC protects the following field”

- Short Packet (SPa): Data Identification (DI) byte (8 bits, D[0...7]), Packet Data (PD) bytes (16 bits, D[8...23]) and ECC(8 bits: P[0...7])
- Long Packet (LPa): Data Identification (DI) byte (8 bits, D[0...7]), Word Count (WC) bytes (16 bits: D[8...23]) and ECC (8 bits, P[0...7])

D[23...0] and P[7...0] are illustrated for reference purposes below.



D[23...0] and P[7...0] on the Short Packet (SPa)



D[23...0] and P[7...0] on the Long Packet (LPa)


Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.

Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol ‘^’ is presenting XOR function (Pn is ‘1’ if there is odd number of ‘1’s and Pn is ‘0’ if there is even number of ‘1’s), as follows.

- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23


P7 and P6 are set to ‘0’ because Error Correction Code (ECC) is based on 64 bit value ([D63...0]), but this implementation is based on 24 bit value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).

Packet Header (PH)



XOR Functionality on the Short Packet (SPa)


Packet Header (PH)



XOR Functionality on the Long Packet (LPa)

The transmitter (The MCU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MCU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.



Internal Error Correction Code (IECC) on the Display Module (The Receiver)

The sent data bits (D[23...0]) and ECC (P[7...0]) are received correctly, if a value of the PO[7...0] is 00h. The sent data bits (D[23...0]) and ECC (P[7...0]) are not received correctly, if a value of the PO[7...0] is not 00h.

ECC P[7...0]	1 1 0 0 0 0 0 0	03h
IECC PI[7...0]	1 1 0 0 0 0 0 0	03h
XOR(ECC,IECC) =>PO[7...0]	0 0 0 0 0 0 0 0	=00h => No Error
	L M	
	S S	
	B B	

Internal XOR Calculation between ECC and IECC Values – No Error

ECC P[7...0]	1 1 0 0 0 0 0 0	03h
IECC PI[7...0]	1 1 1 1 0 0 0 0	0Fh
XOR(ECC,IECC) =>PO[7...0]	0 0 1 1 0 0 0 0	=0Ch => Error
	L M	
	S S	
	B B	

Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.

The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

One Bit Error Value of the Error Correction Code (ECC)

Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex
D[0]	0	0	0	0	0	1	1	1	07h
D[1]	0	0	0	0	1	0	1	1	0Bh
D[2]	0	0	0	0	1	1	0	1	0Dh
D[3]	0	0	0	0	1	1	1	0	0Eh
D[4]	0	0	0	1	0	0	1	1	13h
D[5]	0	0	0	1	0	1	0	1	15h
D[6]	0	0	0	1	0	1	1	0	16h
D[7]	0	0	0	1	1	0	0	1	19h
D[8]	0	0	0	1	1	0	1	0	1Ah
D[9]	0	0	0	1	1	1	0	0	1Ch
D[10]	0	0	1	0	0	0	1	1	23h
D[11]	0	0	1	0	0	1	0	1	25h
D[12]	0	0	1	0	0	1	1	0	26h
D[13]	0	0	1	0	1	0	0	1	29h
D[14]	0	0	1	0	1	0	1	0	2Ah
D[15]	0	0	1	0	1	1	0	0	2Ch
D[16]	0	0	1	1	0	0	0	1	31h
D[17]	0	0	1	1	0	0	1	0	32h
D[18]	0	0	1	1	0	1	0	0	34h
D[19]	0	0	1	1	1	0	0	0	38h
D[20]	0	0	0	1	1	1	1	1	1Fh
D[21]	0	0	1	0	1	1	1	1	2Fh
D[22]	0	0	1	1	0	1	1	1	37h
D[23]	0	0	1	1	1	0	1	1	3Bh

One error is detected if the value of the PO[7...0] is on : One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

- PO[7...0] = 0Eh
- The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.


5.2.2.3.1.4 PACKET DATA (PD) ON THE LONG PACKET (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter “Word Count (WC) on the Long Packet (LPa)”.

5.2.2.3.1.5 PACKET FOOTER (PF) ON THE LONG PACKET (LPa)


Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa).

The checksum is using a 16-bit Cyclic Redundancy Check (CRC) value which is generated with a polynomial $X^{16}+X^{12}+X^5+X^0$ as it is illustrated below.


16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Least Significant Bit (LSB) of the data byte of the Packet Data (PD) is the first bit what is inputted into the 16-bit Cyclic Redundancy Check (CRC).



An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of the Long Packet (LPa) is 01h, is illustrated (step-by-step) below.



Step	In	XOR(In,C0)	C15	C14	C13	C12	C11	XOR(XOR (In,C0),C11(Step-1))	C10	C9	C8	C7	C6	C5	C4	XOR(XOR (In,C0),C4(Step-1))	C3	C2	C1	C0	C0
0	X	X	1	1	1	1	1		X	1	1	1	1	1	1		X	1	1	1	X
1	1(LSB)	0	0	1	1	1	1		1	1	1	1	1	1	1		1	1	1	1	1
2	0	1	1	0	1	1	1		0	0	1	1	1	1	1		0	0	1	1	1
3	0	1	1	1	0	1	1		0	0	0	1	1	1	1		0	0	0	1	1
4	0	1	1	1	1	0	1		0	0	0	0	1	1	1		0	0	0	0	1
5	0	1	1	1	1	1	0		0	0	0	0	0	1	1		0	0	0	0	0
6	0	0	0	1	1	1	1		0	0	0	0	0	0	1		1	1	0	0	0
7	0	0	0	0	1	1	1		1	1	0	0	0	0	0		1	1	1	0	0
8	0(MSB)	0	0	0	0	1	1		1	1	1	0	0	0	0		1	1	1	1	0
	1 Byte	CRC Result	0	0	0	1	1		1	1	0	0	0	0	0		1	1	1	0	
		MSB																			LSB

CRC Calculation – Packet Data (PD) is 01h

A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.





Packet Footer (PF) Example

The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.

The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.

5.2.2.3.2 PACKET TRANSMISSIONS
5.2.2.3.2.1 PACKET FROM THE MCU TO THE DISPLAY MODULE
Display Command Set (DCS)

Display Command Set (DCS), which is defined on chapter “6 Instruction Description”, is used from the MCU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.



Generic Write, 1 Parameter (GENW1-S), Data Type = 01 0011 (13h)


“Generic Write, 1 Parameter” (GENW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0011b), from the MCU to the display module. The content of 2 payload bytes is “command” and 00h. These commands are defined on a table (See chapter “6 Instruction Description”) below.

Command
NOP (00h)
SWRESET (01h)
SLPIN (10h)
SLPOUT (11h)
PTLON (12h)
NORON (13h)
INVOFF (20h)
INVON (21h)
ALLPOFF (22h)
ALLPON (23h)
DISPOFF (28h)
DISPON (29h)
IDMOFF (38h)
IDMON (39h)

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0011b
- Packet Data (PD)
 - Data 0: “Sleep In (10h)”, Display Command Set (DCS)
 - Data 1: Always 00hex
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Generic Write, 1 Parameter (GENW1-S) - Example

Generic Write, 2 Parameter (GENW2-S), Data Type = 10 0011 (23h)


“Generic Write, 2 Parameter” (GENW2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0011b), from the MCU to the display module. The content of 2 payload bytes is “command” and “parameter”. These commands are defined on a table (See chapter “6 Instruction Description”) below.

Command
GAMSET (26h)
COLMOD (3Ah)
WRDISBV (51h)
WRCTRLD (53h)
WRCABC (55h)
WRCABCMB (5Eh)

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 0011b
- Packet Data (PD)
 - Data 0: “PMCSSET (3Ah)”, Display Command Set (DCS)
 - Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Generic Write, 2 Parameter (GENW2-S) – Example

Generic Write Long (GENW-L) , Data Type = 10 1001 (29h)

“Generic Write Long” (GENW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 10 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter “6 Instruction Description”) below.

Command
NOP (00h) , Note1
SWRESET (01h) , Note1
SLPIN (10h) , Note1
SLPOUT (11h) , Note1
PTLON (12h) , Note1
NORON (13h), Note1
INVOFF (20h) , Note1
INVON (21h) , Note1
ALLPOFF (22h)
ALLPON (23h)
GAMSET (26h) , Note2
DISPOFF (28h) , Note1
DISPON (29h) , Note1
PARLINES (30h)
IDMOFF (38h) , Note1
IDMON (39h) , Note1
COLMOD (3Ah) , Note2
WRDISBV (51h) , Note2
WRCTRLD (53h)
WRCABC (55h) , Note2
WRCABCMB (5Eh)


Notes :

1. Also Short Packet (SPa) can be used; See Generic Write, 1 Parameter.
2. Also Short Packet (SPa) can be used; See Generic Write, 2 Parameter.

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
 - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.




Generic Write Long (GENW-L) with DCS Only - Example

Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
 - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: "Gamma Set (3Ah)", Display Command Set (DCS)
 - Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.




Generic Long Write with DCS and 1 Parameter - Example

Long Packet (Lpa), when a Write (4 parameters) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: "PARLINES (30h)", Display Command Set (DCS)
 - Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8]
 - Data 2: 00hex, 2nd Parameter of the DCS, Start Column SC[7...0]
 - Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8]
 - Data 4: 3Fhex, 4th Parameter of the DCS, End Column EC[7...0]
- Packet Footer (PF)

This is defined on the Long Packet (Lpa) as follows.



Generic Write Long with DCS and 4 Parameters - Example

Generic Read, 1 Parameter (GENR1-S) , Data Type = 01 0100 (14h)

“Generic Read, 1 Parameter (GENR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0100b), from the MCU to the display module. This command is defined on a table (See chapter “6 Instruction Description”) below.

The 1st parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2nd parameter in DSI case.


Command
RDDID (04h)
RDDNUMED (05h)
RDRED (06h)
RDGREEN (07h)
RDBLUE (08h)
RDDPM (0Ah)
RDDMADCTR (0Bh)
RDDCOLMOD (0Ch)
RDDIM (0Dh)
RDDSM (0Eh)
RDDSDR (0Fh)
RDDISBV (52h)
RDCTRLD (54h)
RDCABC (56h)
RDCABCMB (5Fh)
RDID1 (DAh)
RDID2 (DBh)
RDID3 (DCh)

NOVATEK CONFIDENTIAL
NO DISCLOSURE

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is “Set Maximum Return Packet Size” (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send “Display Command Set (DCS) Read, No Parameter” to the display module. This same sequence is illustrated for reference purposes below.

Step 1:


- The MCU sends “Set Maximum Return Packet Size” (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
 - Data 0: 01hex
 - Data 1: 00hex
- Error Correction Code (ECC)



Set Maximum Return Packet Size (SMRPS-S) - Example

Step 2:

- The MCU wants to receive a value of the “Read ID1 (DAh)” from the display module when the MCU sends “Generic Read, 1 Parameter” to the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0100b
- Packet Data (PD)
 - Data 0: “Read ID1 (DAh)”, Display Command Set (DCS)
 - Data 1: Always 00hex
- Error Correction Code (ECC)


Generic Read, 1 Parameter (GENR1-S) - Example

Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section “Acknowledge with Error Report (AwER)”.
2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

Display Command Set (DCS) Write, No Parameter (DCSWN-S) , Data Type = 00 0101 (05h)


“Display Command Set (DCS) Write, No Parameter” is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MCU to the display module. These commands are defined on a table (See chapter “6 Instruction Description”) below.

Command
NOP (00h)
SWRESET (01h)
SLPIN (10h)
SLPOUT (11h)
PTLON (12h)
NORON (13h)
INVOFF (20h)
INVON (21h)
ALLPOFF (22h)
ALLPON (23h)
DISPOFF (28h)
DISPON (29h)
IDMOFF (38h)
IDMON (39h)

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 00 0101b
- Packet Data (PD)
 - Data 0: “Sleep In (10h)”, Display Command Set (DCS)
 - Data 1: Always 00hex
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) , Data Type = 01 0101 (15h)


“Display Command Set (DCS) Write, 1 Parameter” (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MCU to the display module. These commands are defined on a table (See chapter “6 Instruction Description”) below.

Command
GAMSET (26h)
COLMOD (3Ah)
WRDISBV (51h)
WRCTRLD (53h)
WRCABC (55h)
WRCABCMB (5Eh)

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0101b
- Packet Data (PD)
 - Data 0: “PMCSSET (3Ah)”, Display Command Set (DCS)
 - Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) – Example

Display Command Set (DCS) Write Long (DCSW-L) , Data Type = 11 1001 (39h)

“Display Command Set (DCS) Write Long” (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter “6 Instruction Description”) below

Command
NOP (00h) , Note1
SWRESET (01h) , Note1
SLPIN (10h) , Note1
SLPOUT (11h) , Note1
PTLON (12h) , Note1
NORON (13h), Note1
INVOFF (20h) , Note1
INVON (21h) , Note1
GAMSET (26h) , Note2
DISPOFF (28h) , Note1
DISPON (29h) , Note1
PARLINES (30h)
IDMOFF (38h) , Note1
IDMON (39h) , Note1
COLMOD (3Ah) , Note2
WRDISBV (51h) , Note2
WRCTRLD (53h)
WRCABC (55h) , Note2
WRCABCMB (5Eh)

Notes :


1. Also Short Packet (SPa) can be used; See *Display Command Set (DCS) Write, No Parameter.*
2. Also Short Packet (SPa) can be used; See *Display Command Set (DCS) Write, 1 Parameter.*

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
 - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)


This is defined on the Short Packet (SPa) as follows.

Packet Header (PH)



Packet Data (PD)

Packet Footer (PF)




Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example

Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
 - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: "Gamma Set (26h)", Display Command Set (DCS)
 - Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.




Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

Long Packet (LPa), when a Write (4 parameters) was sent, is defined e.g.


- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: "PARLINES (30h)", Display Command Set (DCS)
 - Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8]
 - Data 2: 00hex, 2nd Parameter of the DCS, Start Column SC[7...0]
 - Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8]
 - Data 4: 3Fhex, 4th Parameter of the DCS, End Column EC[7...0]
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.

Packet Header (PH)




Packet Data (PD)



Packet Data (PD)

Packet Footer (PF)



Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

Display Command Set (DCS) Read, No Parameter (DCSRN-S) , Data Type = 00 0110 (06h)

“Display Command Set (DCS) Read, No Parameter” (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MCU to the display module. These commands are defined on a table (See chapter “6 Instruction Description”) below.

The 1st parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2nd parameter in DSI case.


Command
RDDID (04h)
RDDNUMED (05h)
RDRED (06h)
RDGREEN (07h)
RDBLUE (08h)
RDDPM (0Ah)
RDDMADCTR (0Bh)
RDDCOLMOD (0Ch)
RDDIM (0Dh)
RDDSM (0Eh)
RDDSDR (0Fh)
RDDISBV (52h)
RDCTRLD (54h)
RDCABC (56h)
RDCABCMB (5Fh)
RDID1 (DAh)
RDID2 (DBh)
RDID3 (DCh)

NOVATEK CONFIDENTIAL
NO DISCLOSURE

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is “Set Maximum Return Packet Size” (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send “Display Command Set (DCS) Read, No Parameter” to the display module. This same sequence is illustrated for reference purposes below.

Step 1:


- The MCU sends “Set Maximum Return Packet Size” (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
 - Data 0: 01hex
 - Data 1: 00hex
- Error Correction Code (ECC)



Set Maximum Return Packet Size (SMRPS-S) - Example

Step 2:

- The MCU wants to receive a value of the “Read ID1 (DAh)” from the display module when the MCU sends “Display Command Set (DCS) Read, No Parameter” to the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 00 0110b
- Packet Data (PD)
 - Data 0: “Read ID1 (DAh)”, Display Command Set (DCS)
 - Data 1: Always 00hex
- Error Correction Code (ECC)



Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section “Acknowledge with Error Report (AwER)”.
2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

End of Transmission Packet (EoTP), Data Type = 00 1000 (08h)

“End of Transmission Packet” (EoTP) is always using a Short Packet (SPa), what is defined on Data Type (DT, 001000b), from the MCU to the display module. The purpose of this command is terminated the high speed mode (HPDT) properly when there is added this extra packet after the last payload packet before “End of Transmission” (EoT), which is an interface level functionality.

The MCU can decide if it want to use the “End of Transmission Packet” (EoTP) or not. The NT35512 has the capability to support both: i.e. If MCU applies the EoTP, it shall report the “DSI Protocol Violation” error when the EoTP is not detected in the high speed (HS). This error reporting can be enable/disable by bit DIS_EoTP_HS of command B100h (page 0).

The display module is or isn't receiving “End of Transmission Packet” (EoTP) from the MCU during the Low Power Data Transmission (LPDT) mode before “Marked-1” (=leaving Escape mode) what ends the Low Power Data Transmission (LPDT) mode.

The display module is not allowed to send “End of Transmission Packet” (EoTP) to MCU during the Low Power Data Transmission (LPDT) mode.


The summary of the receiving and transmitting EoTP is listed below.

Receiving and Transmitting EoTP during LPDT

Direction	Display Module (DM) in High Speed Data Transmission (HPDT)	Display Module (DM) in Low Power Data Transmission (LPDT)
MCU => Display Driver	With or Without EoTP is Supported	With or Without EoTP is Supported
Display Driver => MCU	HS Mode is not available (EoTP is not available)	EoTP can not be sent by the Display Driver

Short Packet (SPa) is using a fixed format as follow


- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 00 1000b
- Packet Data (PD):
 - Data 0: 0Fh
 - Data 1: 0Fh
- Error Correction Code (ECC)
 - ECC: 01h



End of Transmission Packet (EoTP)

Some use case of the “End of Transmission Packet” (EoTP) are illustrated only for reference purpose below.

Sent Packets



End of Transmission Packet (EoTP) - Examples

Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As “start” and “end” are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

- Data Type = 00 0001 (01h) V Sync Start
- Data Type = 01 0001 (11h) V Sync End
- Data Type = 10 0001 (21h) H Sync Start
- Data Type = 11 0001 (31h) H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA..

Sync events should occur in pairs, Sync Start and Sync End, if accurate 1054 pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however. Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.

Color Mode On Command, and, Data Type = 01 0010 (12h)

Color Mode On is a Short packet command that switches a Video Mode display module to 8-colors mode for power saving.

Color Mode Off Command, Data Type = 00 0010 (02h)

Color Mode Off is a Short packet command that returns a Video Mode display module from 8-colors mode to normal display operation.

Shutdown Peripheral Command, Data Type = 10 0010 (22h)


Shutdown Peripheral command is a Short packet command that turns off the display in a Video Mode display module for power saving. Note the interface shall remain powered in order to receive the turn-on, or wake-up, command.

Turn On Peripheral Command, Data Type = 11 0010 (32h)

Turn On Peripheral command is Short packet command that turns on the display in a Video Mode display module for normal display operation.

Blanking Packet (Long), Data Type = 01 1001 (19h)


A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have *Sync Event* packets interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer number of bytes. Blanking packets may contain arbitrary data as payload. The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte checksum.

Packed Pixel Stream, 16-bit Format, Long packet, Data Type = 00 1110 (0Eh)

16-bit per Pixel – RGB Color Format, Long packet

Packed Pixel Stream 16-Bit Format is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the “Green” component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.


Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.

Packed Pixel Stream, 18-bit Format, Long packet, Data type = 01 1110 (1Eh)

18-bit per Pixel (Packed)– RGB Color Format, Long packet

Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.


With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).

Pixel Stream, 18-bit Format in Three Bytes, Long packet, Data Type = 101110 (2Eh)

18-bit per Pixel (Loosely Packed)– RGB Color Format, Long packet

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the “packed” format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

Packed Pixel Stream, 24-bit Format, Long packet, Data Type = 11 1110 (3Eh)

24-bit per Pixel – RGB Color Format, Long packet

Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

5.2.2.3.2.2 PACKET FROM THE DISPLAY MODULE TO THE MCU
Used Packet Types


The display module is always using Short Packet (SPa) or Long Packet (LPa), when it is returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter “5.3.2.3.2.1 Display Command Set (DCS) Read, No Parameter” (DCSRN-S)) or an Acknowledge with Error Report (See chapter: “5.3.2.3.2.2 Acknowledge with Error Report (AwER)” (AwER)).

The used packet type is defined on Data Type (DT). See chapter “5.3.2.3.1.3 Data Type (DT)”.

A number of the return bytes are more than the maximum size of the Packet Data (PD) on Long Packet (LPa) or Short Packet (SPa) when the display module is sending return bytes in several packets until all return bytes have been sent from the display module to the MCU.


It is not possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent on a packet.

Both cases are illustrated for reference purposes below.


Data Types for Display Module-sourced Packets

Data Type Hex	Data Type Binary	Symbol	Description	Packet Size
02h	00 0010	AwER	Acknowledge & Error Report	Short
1Ch	01 1100	DCSRR-L	DCS Long Read Response	Long
21h	10 0001	DCSRR1-S	DCS Short Read Response, 1 Byte returned	Short
22h	10 0010	DCSRR2-S	DCS Short Read Response, 2 Byte returned	Short
1Ah	01 1010	GENRR-L	Generic Long Read Response	Long
11h	01 0001	GENRR1-S	Generic Short Read Response, 1 Byte returned	Short
12h	01 0010	GENRR2-S	Generic Short Read Response, 2 Byte returned	Short

The display module is return 2 packets (1st packet: Data, 2nd packet Acknowledge with Error Report) to the MCU when the display module has received a read command. See section “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” where has been detected and corrected a single bit error by the EEC (See bit 8 on Table” Acknowledge with Error Report (AwER) for Short Packet (SPa) Response”). This return packets are illustrated for reference purpose below.



AwER = Acknowledge with Error Report

Exception when Return Bytes on Several Packet

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Acknowledge with Error Report (AwER), Data Type = 00 0010(02h)

“Acknowledge with Error Report” (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MCU.

The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to ‘1’, as they are defined on the following table.

Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to ‘0’ internally
15	DSI Protocol Violation

Acknowledge with Error Report (AwER) for Short Packet (SPa) Response

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Set to “0” internally (Only for Long Packet (LP))
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to ‘0’ internally
15	DSI Protocol Violation


These errors are only included on the last packet, which has been received from the MCU to the display module before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.

Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined e.g.


- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 00 0010b
- Packet Data (PD):
 - Bit 8: ECC Error, single-bit (detected and corrected)
 - AwER: 0100h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Acknowledge with Error Report (AwER) – Example

It is possible that the display module has received several packets, which have included errors, from the MCU before the MCU is doing Bus Turnaround (BTA). Some examples are illustrated for reference purposes below.




Errors Packets

Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check "Read Display Signal Mode (0Eh)" and "Read Number of the Errors on DSI (05h)" commands.

The bit D0 of the "Read Display Signal Mode (0Eh)" command has been set to '1' if a received packet includes an error.

The number of the packets, which are including an ECC or CRC error, are calculated on the RDNUMED register, which can read "Read Number of the Errors on DSI (05h)" command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the "Read Display Signal Mode (0Eh)" command to '0' after the MCU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.



Notes:

1. This information can Interface or Packet Level Communication but it is always from the MCU to the display module in this case.
2. CRC or ECC error.

DCS Read Long Response (DCSRR-L), Data Type = 01 1100(1Ch)




“DCS Read Long Response” (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1100b), from the display module to the MCU. “DCS Read Long Response” (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

“DCS Read Long Response” (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 1100b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: 89h
 - Data 1: 23h
 - Data 2: 12h
 - Data 3: A2h
 - Data 4: E2h
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows.



DCS Read Long Response (DCSRR-L) - Example


DCS Read Short Response, 1 Byte Returned (DCSRR1-S), Data Type = 10 0001(21h)

“DCS Read Short Response, 1 Byte Returned” (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MCU. “DCS Read Short Response, 1 Byte Returned” (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 0001b
- Packet Data (PD):
 - Data 0: 45h
 - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example


DCS Read Short Response, 2 Bytes Returned (DCSRR2-S), Data Type = 10 0010(22h)

“DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MCU. “DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 0010b
- Packet Data (PD):
 - Data 0: 45h
 - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.






DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example

Generic Read Long Response (GENRR-L), Data Type = 01 1010(1Ah)

“Generic Read Long Response” (GENRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1010b), from the display module to the MCU. “Generic Read Long Response” (GENRR-L) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module. Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 1010b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: 89h
 - Data 1: 23h
 - Data 2: 12h
 - Data 3: A2h
 - Data 4: E2h
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows.



Generic Read Long Response (GENRR-L) - Example

5.2.2.3.3 COMMUNICATION SEQUENCES
5.2.2.3.3.1 GENERAL

The communication sequences can be done on interface or packet levels between the MCU and the display module. See chapters “Interface Level Communication” and “Packet Level Communication”.

This communication sequence description is for DSI data lanes and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically.

Functions of the interface level communication is described on the following table.

Interface Level Communication

Interface Mode	Abbreviation	Interface Action Description
Low Power	LP-11	Stop state
	LPDT	Low power data transmission
	ULPS	Ultra-Low power state
	RAR	Remote application reset
	TEE	Tearing effect event
	ACK	Acknowledge (No error)
	BTA	Bus turnaround
High Speed	HSDT	High speed data transmission

Functions of the packet level communication are described on the following table.

Packet Level Communication

Packet Sender	Abbreviation	Packet Size	Packet Description
MCU	DCSW1-S	SPa	DCS Write, 1 Parameter
	DCSWN-S	SPa	DCS Write, No Parameter
	DCSW-L	LPa	DCS Write, Long
	DCSRN-S	SPa	DCS Read, No Parameter
	SMRPS-S	SPa	Set maximum return packet size
	NP-L	LPa	Null packet, No data
Display Module	AwER	SPa	Acknowledge with error report
	DCSRR-L	LPa	DCS Read, Long Response
	DCSRR1-S	SPa	DCS Read, Short Response
	DCSRR2-S	SPa	DCS Read, Short Response

5.2.2.3.3.2 SEQUENCES
DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” is defined on chapter “Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” and example sequences, how this packet is used, is described on following tables.

DCS Write, 1 Parameter Sequence - Example 1

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	
3	-	LP-11	=>	-	-	End

DCS Write, 1 Parameter Sequence - Example 2

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	End

DCS Write, 1 Parameter Sequence - Example 3

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7	-	-	-	-	-	
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12	-	-	-	-	-	
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

DCS Write, No Parameter Sequence

A Short Packet (SPA) of “Display Command Set (DCS) Write, No Parameter (DCSWN-S)” is defined on chapter “Display Command Set (DCS) Write, No Parameter (DCSWN-S)” and example sequences, how this packet is used, is described on following tables.

DCS Write, No Parameter Sequence - Example 1

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	LPDT	=>	-	-	
3	-	LP-11	=>	-	-	End

DCS Write, No Parameter Sequence - Example 2

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	End

DCS Write, No Parameter Sequence - Example 3

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

DCS Write Long Sequence

A Long Packet (LPa) of "Display Command Set (DCS) Write Long (DCSW-L)" is defined on chapter "Display Command Set (DCS) Write Long (DCSW-L)" and example sequences, how this packet is used, is described on following tables.

DCS Write, Long Sequence - Example 1

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW-L	LPDT	=>	-	-	
3	-	LP-11	=>	-	-	End

DCS Write, Long Sequence - Example 2

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	End

DCS Write, Long Sequence - Example 3

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

DCS Read, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” is defined on chapter “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” and example sequences, how this packet is used, is described on following tables.

DCS Read, No Parameter Sequence - Example 1

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read: 1 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response ID1 (DAh)
4	EoTP	HSDT	=>	-	-	End of Transmission Packet
5	-	LP-11	=>	-	-	
6	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
7	-	-	<=	LP-11	-	If no error => goto line 9 If error => goto line 14 If error is corrected by ECC => go to line 19
8	-	-	-	-	-	
9	-	-	<=	LPDT	DCSRR1-S	Responded 1 byte return
10	-	-	<=	LP-11	-	
11	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
12	-	LP-11	=>	-	-	End
13	-	-	-	-	-	
14	-	-	<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	-	-	End
18	-	-	-	-	-	
19	-	-	<=	LPDT	DCSRR1-S	Responded 1 byte return
20	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
21	-	-	<=	LP-11	-	
22	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
23	-	LP-11	=>	-	-	End

Null Packet, No Data Sequence

A Long Packet (LPa) of “Null Packet, No Data (NP-L)” is defined on chapter “Null Packet, No Data (NP-L)” and example sequences, how this packet is used, is described on following tables.

Null Packet, No Parameter Sequence - Example

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	End

End of Transmission Packet

A Short Packet (SPa) of “End of Transmission (EoT)” is defined on chapter “End of Transmission Packet (EoT)” and an example sequences, how this packet is used, is described on following tables.

End of Transmission Packet - Example

Line	MCU		Information Direction	Display Module		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	-	LP-11	=>	-	-	Start
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.
2	EoTP	HSDT	=>	-	-	End of Transmission Packet
3	-	LP-11	=>	-	-	End

5.2.2.4 Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

5.2.2.4.1 TRANSMISSION PACKET SEQUENCES

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. In the following sections, *Burst Mode* refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- Non-Burst Mode with Sync Pulses – enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events – similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- Burst mode – RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scan-line during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero, and burst mode will be indistinguishable from non-burst mode.


During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when $VSA+VBP=0$. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. If necessary, a horizontal scan-line of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.




DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.2.2.4.2 NON-BURST MODE WITH SYNC PULSES


With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.


DSI Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End

Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

5.2.2.4.3 NON-BURST MODE


This mode is a simplification of the format described in section 5.3.2.4.2 “Non-Burst Mode with Sync Pulse” .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.


DSI Video Mode Interface Timing: Non-burst Transmission

As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

5.2.2.4.4 BURST MODE

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.


DSI Video Mode Interface Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

5.2.2.4.5 PARAMETERS

Below table documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The host processor shall meet these requirements to ensure interoperability.

Required Peripheral Timing Parameters

Symbol	Parameter	Condition	Min	Typ	Max	Units
BRPHY	Bit rate total on all Lanes	WVGA	80	-	550	Mbps
tL	Line time	WVGA	-	19, Note1	-	us
tHBP	Horizontal back porch	WVGA	0.5	-	-	us
tHACT	Time for image data	2 data lane	10.47	-	-	us
HACT	Active pixels per line	WVGA	-	480	-	pixels
tHFP	Horizontal front porch	-	0.5	-	-	us
VSA	Vertical sync active	-	1	-	-	H
VBP	Vertical back porch	-	Note2	-	-	H
VACT	Active lines per frame	WVGA	-	864	-	H
VFP	Vertical front porch	-	Note2	-	-	H

Note1: Frame rate (Typ)=60Hz


Note2: VBP/VFP (min) values are dependent on GOA Timing

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.2.3 System Power-Up and Initialization

After power-on, the host processor shall observe an initialization period, t_{INIT} , during which it shall drive a sustained Tx-Stop state (LP-11) on all Lanes of the Link.

Figure below illustrates an example power-up sequence for a DSI display module. In the figure, a hardware reset (RESX) mechanism is assumed for initialization. Internally within the display module, de-assertion of RESX could happen after both IO and core voltages were ramped up. In this example, the host's t_{INIT_MASTER} parameter is programmed for driving LP-11 for a period longer than the sum of t_{RESW} , t_{INIT_SLAVE} and $t_{INTERNAL_DELAY}$. The display module may ignore all Lane activities during this time.



$$(t_{INIT_MASTER}) \geq (t_{RESW} + t_{INIT_SLAVE} + t_{INTERNAL_DELAY})$$

Symbol	Parameter	Min	Typ	Max	Units
t_{INIT_MASTER}	MIPI Tx initialize time	5	-	-	mS
t_{RESW}	Reset "L" pulse width	Note	-	-	μ S
t_{INIT_SLAVE}	MIPI Rx initialize time	4	-	-	mS
$t_{INTERNAL_DELAY}$	Internal delay time.	500	-	-	μ S

Note: See section "Reset Input Timing"

5.3 Interface Pause

By using parallel interface, it is possible when transferring a Command, Multiple Parameter Data to invoke a pause in the data transmission. If the CSX (Chip Select Line) is released after a whole byte of Multiple Parameter Data has been completed, then NT35512 will wait and continue the Parameter Data Transmission from the point where it was paused. If the CSX (Chip Select Line) is released after a whole byte of a command as been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the CSX (Chip Select Line) is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

Parallel Interface Pause




Fig. 5.3.1 Parallel bus protocol, write mode – paused by CSX

Serial Interface Pause

16-bit SPI interface does not support "Pause Mode". 8-bit and 9-bit SPI interface pause is shown below.




Fig. 5.3.2 8-bit and 9-bit serial bus protocol, write mode – paused by CSX

MIPI Interface Pause

Pause can be done on DSI between Packets when they are sent to same or different receiver (Virtual Channel (VC)) e.g.


- 1) Same receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...
- 2) Different receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...

The means that "=>" symbol means a pause on DSI.

5.4 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35512 will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example (See **Fig. 5.5.1**)

- 8-bit and 9-bit SPI



- 16-bit SPI





Fig. 5.4.1 Serial bus protocol, write mode – interrupted by REX

If there is a break in data transmission by CSX pulse, while transferring a Command or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35512 will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example (See **Fig. 5.4.2**)

- 8-bit and 9-bit SPI



- 16-bit SPI





Fig. 5.4.2 Serial bus protocol, write mode – interrupted by CSX

Display data transfer break is illustrated for reference purposes below.

Without break



With break (See and check also exceptions*)



Break can be e.g. another command or noise pulse.

Fig. 5.4.3 Break during Parameter


*) See also an exception on section "6.1 User Command Set" and Note 2.

The MCU can create a break condition when it is forcing DSI data lanes in the LP-11 mode

The NT35512 stops to control DSI data lanes (change from a transmitter mode to a received mode) if it was controlling DSI data lanes as a transmitter when the MCU is forcing DSI data lanes in the LP-11.

The break condition can be done any time when the MCU or the driver IC is controlling DSI data lanes e.g. the driver IC is sending data to the MCU.

Except MIPI interface, the data transfer break mechanism illustrated for reference purposes below.



5.5 RGB Interface

5.5.1 General Description

For direct interface with both graphic controller and MPU, NT35512 offer RGB interface mode to display video signal. The parallel RGB interface includes: VS, HS, DE, PCLK, D[23:0]. The interface is activated after Power On sequence (See section Power On/Off Sequence)


Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, DE and D[23:0] states when there is a rising edge of the PCLK. The PCLK cannot be used as continues internal clock for other functions of the display module e.g. Sleep In –mode etc.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is negative (“0”, low) active and its state is read to the display module by a rising edge of the PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is negative (“0”, low) active and its state is read to the display module by a rising edge of the PCLK signal.

Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a positive (“1”, high) active and its state is read to the display module by a rising edge of the PCLK signal. D[23:0] (24-bit: R7-R0, G7-G0 and B7-B0; 18-bit: R5-R0, G5-G0 and B5-B0; 16-bit: R4-R0, G5-G0 and B4-B0) are used to tell what is the information of the image that is transferred on the display (When DE= “1” and there is a rising edge of PCLK). D[23:0] can be “0” (low) or “1” (high). These lines are read by a rising edge of the PCLK signal.

The PCLK cycle is described in the follow figure.



Note: PCLK is an unsynchronized signal (It can be stopped)

5.5.2 RGB Interface Timing Chart

The image information must be correct on the display, when the timings are in range on the interface. However, the image information can be incorrect on the display, when timings are not out of range on the interface (Out of the range timings cannot on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.) when there is returned from out of the range to in range interface timing.




Fig. 5.5.1 RGB interface general timing diagram

5.5.3 RGB Interface Mode Set

RGB I/F Mode	PCLK	DE	D23-D0	VS	HS	Register VFP[7:0], VBP[7:0] HFP[7:0], HBP[7:0]
RGB Mode 1 (SYNC + DE)	Used	Used	Used	Used	Used	Not used
RGB Mode 2 (SYNC only)	Used	Not used	Used	Used	Used	Used

In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D23 to D0), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to NT35512 DDI.

In RGB Mode 2, back porch of Vsync VBP is defined by VBP[7:0] of RGBCTR command. And back porch of Hsync HBP is defined by HBP[7:0] of RGRCTR command. Front porch of Vsync VFP is defined by VFP[7:0] of RGBCTR command. And front porch of Hsync HFP is defined by HFP[7:0] of RGBCTR command.

Note: VBP[7:0]=Vsync+VBP and HBP[7:0]=Hsync+HBP.

NOVATEK CONFIDENTIAL
NO DISCLOSURE




Fig. 5.6.2 Video signal data writing method in RGB Mode 1 Interface

Notes:

1. Constraint:

Minimum values of V-Back Porch ($V_{sync} + VBP$) and V-Front-Porch (VFP) are dependent on GOA Timing
H-Back Porch ($H_{sync} + HBP$) ≥ 5 PCLK clocks, H-Front-Porch (HFP) ≥ 2 PCLK clocks

2. $t_{VHS} \geq 0ns$




Fig. 5.5.3 Video signal data writing method in RGB Mode 2 Interface

Notes:

1. Constraint:

Minimum values of V-Back Porch (VBP[7:0]) and V-Front Porch (VFP[7:0]) are dependent on GOA Timing
H-Back Porch (HBP[7:0]) ≥ 5 PCLK clocks, H-Front Porch (HFP[7:0]) ≥ 2 PCLK clocks

2. $t_{VHS} \geq 0ns$

5.5.4 RGB Interface Bus Width Set

All 3-kinds of bus width can be available during RGB interface mode (selected by the COLMOD command (3A00h): VIPF[3:0]).


3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus Width
50h	x	x	x	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	x	B4	B3	B2	B1	B0	16-bit data
60h	x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	B5	B4	B3	B2	B1	B0	18-bit data
70h	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0	24-bit data

NOTES:


1. "x": Unused RGB data bus connected with VSSI.
2. R0 is the LSB for the red component; G0 is the LSB for the green component, etc.
3. For 16-bit pixels, R primary color MSB is R4, G primary color MSB is G5 and B primary color MSB is B4.
4. For 18-bit pixels, R primary color MSB is R5, G primary color MSB is G5 and B primary color MSB is B5.
5. For 24-bit pixels, R primary color MSB is R7, G primary color MSB is G7 and B primary color MSB is B7

NOVATEK CONFIDENTIAL
NO DISCLOSURE


Write data for 16-bit RGB interface bus width set is shown below.




NOVATEK NO DISSEM



Write data for 18-bit RGB interface bus width set is shown below.



Write data for 24-bit RGB interface bus width set is shown below.



5.6 Power On/Off Sequence

VDDI and VDD (VDDA) can be applied in any order.

VDD (VDDA) and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD (VDDA) and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD (VDDA) can be powered down minimum 0msec after RESX has been released.


CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Notes:

1. *There will be no damage to the display module if the power sequences are not met.*
2. *There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.*
3. *There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.*
4. *If RESX line is not held stable by host during Power On Sequence as defined in Sections 5.7.1 and 5.7.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.*
5. *There is not a limit for Rise/Fall time on VDDI and VDD (VDDA).*
6. *The display module can also initialize and calibrate DSI-CLK+/- and DSI-D0+/- lanes within 5ms after LP-11 (Clock and Data Channels), VDDI and VDD (VDDA) are applied and H/W Reset is not active (5ms is as same as the Reset Cancelling Time).*


5.6.1 Case 1 – RESX line is held High or Unstable by Host at Power On

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD (VDDA) and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



5.6.2 Case 2 – RESX line is held Low by host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VDD (VDDA) and VDDI have been applied.



5.6.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off the display will go blank and there will not be any visible effects within 1 second on the display (blank display) and remains blank until “Power On Sequence” powers it up.


5.7 Power Level Modes

5.7.1 Definition

7 level modes are defined they are in order of maximum power consumption to minimum power consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.
In this mode, the display is able to show maximum 16.7M colors.
2. Partial Mode On, Idle Mode Off, Sleep Out
In this mode, part of the display is used with maximum 16.7M colors.
3. Normal Mode On (full display), Idle Mode On, Sleep Out.
In this mode, the full display is used but with 8 colors.
4. Partial Mode On, Idle Mode On, Sleep Out
In this mode, part of the display is used but with 8 colors.
5. Sleep In Mode.
In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MPU interface and registers are working with VDDI power supply.
6. Deep Standby Mode.
In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. The MPU interface and registers are not working.
7. Power Off Mode
In this mode, VDDI and VDDA/VDDR/VDDB are removed.

NOTE: Transition between mode 1~5 is controllable by MPU commands. Mode 6 is entered for power saving with both power supplies for I/O and analog circuits and can be exited by hardware reset only (RESX=L). Mode 7 is entered only when both power supplies for I/O and analog circuits are removed.

5.7.2 Power Level Mode

NOTES:

- 1) There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- 2) There is not any limitation, which is not specified by this spec, when there is changing from one power mode to another power mode


The following table represents the Registers its mode state.

Mode	Register	Control	
		Enter	Exit
Sleep in mode	Keep	Command	
Deep-standby mode	Loss	Command	Reset pin
Reset=L	Keep (Default Value)	Reset (H/W)	

The condition for irregular power off mode is shown below.

Power Off Mode	VDD	VDDI	RESX	I/O
Mode 1	ON	OFF	High or Low	Low
Mode 2	OFF	ON	High or Low	Low

Note: VDD means VDDA, VDDR, VDDDB and VDDAM.



5.8 Reset function
5.8.1 Register Default Value
Table 5.8.1 Default Values for User Command Set

Item	After Power On	After Hardware Reset	After Software Reset
RDNUMED (05h)	00h	00h	00h
RDRED (06h)	00h	00h	00h
RDGREEN (07h)	00h	00h	00h
RDBLUE (08h)	00h	00h	00h
RDDPM (0Ah)	08h	08h	08h
RDDMADCTR (0Bh)	00h	00h	00h
RDDCOLMOD (0Ch)	07h	07h	07h
RDDIM (0Dh)	00h	00h	00h
RDDSM (0Eh)	00h	00h	00h
RDDSDR (0Fh)	00h	00h	00h
Sleep In/Out (10h/11h)	In	In	In
Partial/Normal Display (12h/13h)	Normal	Normal	Normal
Display Inversion On/Off (21h/20h)	Off	Off	Off
All Pixel On/Off (23h/22h)	Off	Off	Off
Gamma setting (26h)	01h (GC0)	01h (GC0)	01h (GC0)
Display On/Off (29h/28h)	Off	Off	Off
Partial: End Address (PEL, 30h)	480RGBx1024	03FFh (1023d)	03FFh (1023d)
	480RGBx864	035Fh (863d)	035Fh (863d)
	480RGBx854	0355h (853d)	0355h (853d)
	480RGBx800	031Fh (799d)	031Fh (799d)
	480RGBx720	02CFh (719d)	02CFh (719d)
	480RGBx640	027Fh (639d)	027Fh (639d)
	480RGBx360	0167h (359d)	0167h (359d)
480RGBx320	013Fh (319d)	013Fh (319d)	
Idle Mode On/Off (38h/39h)	Off	Off	Off
Interface Pixel Color Format (3Ah)	77h	77h	77h
DSTB mode (4Fh)	00h	00h	00h
Display Brightness (51h, 52h)	00h	00h	00h
CTRL Display (53h, 54h)	00h	00h	00h
CABC Control (55h, 56h)	00h	00h	00h
CABC Minimum Brightness (5Eh, 5Fh)	00h	00h	00h
ID1 (04h, DAh) ID2 (04h, DBh) ID3 (04h, DCh)	After MTP	MTP Value	MTP Value
	Before MTP	ID1 = "00h" ID2 = "80h" ID3 = "00h"	ID1 = "00h" ID2 = "80h" ID3 = "00h"

5.8.2 Output or Bi-directional (I/O) Pins

Output or Bi-directional pins		After Power On	After Hardware Reset	After Software Reset
HSSI_DATA0_P, HSSI_DATA0_N		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
SDO	Using SPI	VDDI	VDDI	VDDI
	Not using SPI	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
Source Driver Output		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
GOUT1~GOUT32		AVSS	AVSS	AVSS

NOTE: There will be no output from SDO, D23-D0, HSSI_DATA0_P/N and HSSI_DATA1_P/N during Power On/Off sequence, H/W Reset and S/W Reset

5.8.3 Input Pins

Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
RESX	See Section 5.7	Input Valid	Input Valid	Input Valid	See Section 5.7
CSX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
D/CX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
SCL	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
D23 to D0	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
SDI	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HS	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
VS	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
PCLK	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
DE	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_CLK_P, HSSI_CLK_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_DATA0_P, HSSI_DATA0_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
HSSI_DATA1_P, HSSI_DATA1_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid


5.9 Sleep Out-Command and Self-Diagnostic Functions of the Display Module

5.9.1 Register loading Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller (1st step: Compares register and EEPROM values, 2nd step: Loads EEPROM value to register). If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of these commands is D7). If those both values are not same, this bit (D7) is not inverted.

The flow chart for this internal function is following:




NOTES: There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DCh), by the display module.

5.9.2 Functionality Detection

Sleep Out-command (See “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command “Read Display Self- Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of these commands is D6). If functionality requirement is not same, this bit (D6) is not inverted (= not increased by 1).

The flow chart for this internal function is following:




NOTES: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.

5.9.3 Chip Attachment Detection


Sleep Out-command (See “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if a chip or chips (e.g. driver, etc.) of the display module is/are attached to the circuit route of a flex foil or display glass ITO.

There is inverted (= increased by 1) a bit, which is defined in command “Read Display Self- Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D5), if the chip or chips is/are attached to the circuit route of the flex or display glass. If this chip is or those chips are not attached to the circuit route of the flex or display glass, this bit (D5) is not inverted (= not increased by 1).

The following figure is for reference purposes; how this chip attachment can be implemented e.g. there are connected together 2 bumps via route of ITO or the flex foil on 4 corners of the driver (chip).




The flow chart for this internal function is following:




5.10 Gamma Function

The structure of grayscale amplifier is shown as below. The 26 voltage levels between VGMP (VGMN) and VGSP (VGSN) are determined by the gradient adjustment register, the reference adjustment register, the amplitude adjustment register and the micro-adjustment register.




5.11 Basic Display Mode


The NT35512 has some basic operation modes which are Normal Display Mode, Partial Display Mode, Idle Mode, All Pixel On and All pixel Off for panel display. User can change these display modes for each other is illustrated below.



5.12 Instruction Setting Sequence

When setting instruction to the NT35512, the sequences shown in below figures must be followed to complete the instruction setting.

5.12.1 Sleep In/Out Sequence

5.12.2 Deep Standby Mode Enter/Exit Sequence


Note: When using MIPI interface and enter Deep Standby Mode, MIPI lane state should keep to LP-00.



5.13 Instruction Setup Flow
5.13.1 Initializing with the Built-in Power Supply Circuits


Fig. 5.14.1 Initializing with the built-in power supply circuit

The initializing sequence does not have any effect on the display. The display is in its normal background color during the initializing.

5.13.2 Power OFF Sequence

Fig. 5.14.2 Power off sequence

5.14 MTP Write Sequence

TBD

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.15 Column, 1-Dot, 2-Dot, 3-Dot, 4-Dot and Z Inversion (VCOM DC Drive)

The NT35512, in addition to the frame-inversion liquid crystal drive, supports the column, 1-dot, 2-dot, 3-dot, 4-dot and Z inversion driving methods to invert the polarity of liquid crystal. The column, 1-dot, 2-dot, 3-dot, 4-dot and Z inversion can provide a solution for improving display quality.

In determining the inversion drive for the inversion cycle, check the quality of display on the liquid crystal panel. Note that setting 1-dot inversion will raise the frequency of the liquid crystal polarity inversion and increase the charging/discharging current on liquid crystal cells.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.16 Dynamic Backlight Control Function

The NT35512 embedded Content Adaptive Brightness Control (CABC) and Manual Setting Brightness Control functions. Both two functions are used to generate a proper PWM signal based on internal CABC algorithms. User could apply this PWM signal to control other device(s) (Such as power IC or LED driver IC). When the CABC function is enabled and cooperate with external circuits (such as LED driver circuit), the power consumption of backlight will be reduced with keeping acceptable display quality.

The CABC function of NT35512 is used to reduce the power consumption of display backlight. Contents adaptation means that the average gray level scale of image contents is increased while simultaneously lowering brightness of the backlight to achieve same perceived brightness. The adjusted gray level scale and thus power consumption reduction depends on the contents of the image. The display image and brightness are dynamically processed by CABC block. The availability of this function ranges from moving picture such as TV image to still picture such as menu. However, in order to gain a better display quality and reduce the power consumption of the backlight, the NT35512 internally uses NOVATEK dynamic gamma algorithm to produce an optimal backlight control based on different image contents.

It is also available to control the brightness by adjusting PWM duty manually. So combined the CABC with manual setting processed results, the display output brightness is:

Display Backlight Brightness = Manual Setting Ratio x CABC Brightness Ratio

Table 5.16.1 Display Brightness Output When CABC and LABC Function are Enable

Example	A	B	A x B	Brightness Output of LEDPWM	Image Status
	Brightness Ratio (Manual)	Brightness Ratio (CABC)	Calculation Result		
Example 1	70%	50%	35%	35%	CABC Modified
Example 2	80%	100%	80%	80%	CABC Modified
Example 3	50%	30%	15%	15%	CABC Modified

One of ABC applications is simply illustrated in the **Fig. 5.16.1**. This application is used to dynamic control the backlight power consumption. The LEDPWM is an output-type pin which can output a PWM signal to control the display backlight brightness. The “LEDON” pin can output a “Enable / Disable” signal if the external LED driver IC needs this signal. The PWM duty cycle of “LEDPWM” is determined by CABC and manual setting processed results. The external LED driver ICs are necessary in order to transfer the PWM signal into driving power for LED backlight.




Fig. 5.16.1 One Application of Dynamic Backlight Brightness Control

5.16.1 PWM Control Architecture

PWM duty for LED backlight control is determined from CABC and manual setting. The below diagram illustrates the duty combination architecture and its corresponding control registers.




Fig. 5.16.2 Internal Display Backlight Control Combined with CABC and LABC

As shown in **Fig. 5.16.2**, the register bit “BL” is used to control the “LEDPWM” pin to output PWM signal. Normally, if user want to disable the display backlight completely and immediately, user can set “BL” = “0”. The below table shows some applications of register bit “LEDPWPOL”:

BL	LEDPWPOL	Status of LEDPWM Pin	Display Backlight Status
0	0	0 (Default)	Off
0	1	1	Off
1	0	Original polarity of PWM signal	On
1	1	Inversed polarity of PWM signal	On

In the same way, the register bits “LEDONPOL” and “BL”, are used to control the “LEDON” pin. See the below table.

BL	LEDONPOL	Status of LEDON Pin
0	0	0 (Default)
0	1	1
1	0	LEDONR
1	1	Inversed LEDONR

The setting bit “CLED_VOL” is applied to choose different output logical voltage level for LEDON, LEDPWM pins.

CLED_VOL	LEDON/LEDPWM Output Level
0	VSSI to VDDI
1	VSSI to VDDA

The setting bit “BCTRL” is used to enable / disable the display backlight control functions (such as LEDPWM). When user set “BCTRL” = “0”, then the backlight will be turned off with dimming function, and the value of register DBV[7:0] (RDDISBV) will be “00h” after dimming period.

BCTRL	Value of DBV[7:0] (RDDISBV)	Display Backlight Status
0	00h	Off
1	Determined by CABC and LABC estimations	On

The display backlight brightness can be affected by setting register DBV[7:0] (here means WRDISBV) manually. Here are listed some important applications with register bits "DBV[7:0] (WRDISBV) and RDPWM[7:0] in below table.

CABC Status: Off Mode (RDPWM[7:0] will be FFh) "FORCE_CABC_PWM"="0", WRCABCMB[7:0] = 00h, PWM_DUTY_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode		
Value of RDPWM_L[7:0]	Value of RDPWM [7:0]	Display Backlight Brightness
Determined by DBV[7:0] (Here means from WRDISBV)	FFh	Determined by DBV[7:0] manually (Here means from WRDISBV)

CABC Status: UI-Mode / Still-Mode / Moving-Mode "FORCE_CABC_PWM" = "0", WRCABCMB[7:0]=00h, PWM_DUTY_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode		
Value of DBV[7: 0]	Value of RDPWM [7: 0]	Display Backlight Brightness
Determined by DBV[7:0] (Here means from WRDISBV)	Determined by CABC Function	Determined by DBV[7:0] x CABC Function (Here means DBV[7:0] from WRDISBV)

Writing the register DBV[7:0] (WRDISBV) in command address 5100h (51h for MIPI command address) is used to adjust the backlight brightness value, reading register DBV[7:0] (RDISBV) from command address 5200h (52h for MIPI command address) is used to indicate the real PWM duty variation.

The register setting CMB[7:0] is used to limit the minimum PWM duty in order to prevent the backlight brightness too dark.

The register FORCE_CABC_DUTY[7:0] is used to perform a fixed PWM duty of CABC output while the register bit "FORCE_CABC_PWM" is set as "1".

The "Sleep-Out" is a flag in order to indicate the driver IC is in "Sleep-Out" mode. Here are listed some conditions when driver IC is in Sleep-In or Sleep-Out status.

Driver IC Status	Sleep-Out Flag	CABC Function	LABC Function	Dimming Functions for CABC or LABC	Display Backlight Status
Sleep-In	0	Not Available	Not Available	Not Available	Turn-Off
Sleep-Out	1	Available	Available	Available	Controllable

The NT35512 provides one dimming function for CABC and Manual Brightness Control, and this dimming functions can be enabled / disabled by register bit DD as the following table.

Enable Control for Dimming Function	
"DD" = "0"	Disable Dimming Function of CABC and Manual Brightness Control
"DD" = "1"	Enable Dimming Function of CABC and Manual Brightness Control

In other words, the dimming functions of CABC and Manual Brightness Control can be enabled / disabled together by setting register bit "DD".

5.16.2 Dimming Function for CABC and Manual Brightness Control

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. The dimming function curves for CABC and Manual Brightness Control can be configured the same or not the same in increment and decrement directions. The basic idea is described below.




Fig. 5.16.3 Basic Concept of Dimming Function

The NT35512 provides two types PWM duty dimming mechanism for CABC and manual brightness control. One is called “Fixed-Time Dimming”, the other is called “Fixed-Slope Dimming”. The dimming type can be selected by register bit “SEL_IN” for rising dimming (increment dimming), and bit “SEL_DE” for falling dimming (decrement dimming).

SEL_IN	SEL_DE	Rising Dimming Type	Falling Dimming Type
0	0	Fixed-Time Dimming	Fixed-Time Dimming
0	1	Fixed-Time Dimming	Fixed-Slope Dimming
1	0	Fixed-Slope Dimming	Fixed-Time Dimming
1	1	Fixed-Slope Dimming	Fixed-Slope Dimming

In “Fixed-Slope” dimming type, use the same register setting for all CABC modes. In “Fixed-Time” dimming type, there are different register setting for CABC Off-Mode, Still/UI-Mode and Moving-Mode respectively.

Dimming Type	CABC Mode	Registers for Rising Dimming Setting	Registers for Falling Dimming Setting
Fixed-Slope	All Modes	STEP_IN[3:0] and DM_IN[3:0]	STEP_DE[3:0] and DM_DE[3:0]
Fixed-Time	Off-Mode	DIM_STEP_OFF[2:0] and DM_IN[3:0]	DIM_STEP_OFF[2:0] and DM_DE[3:0]
Fixed-Time	UI-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]
Fixed-Time	Still-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]
Fixed-Time	Moving-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]

Fixed-Time Dimming Type

The total dimming steps and each step time can be set by registers DIM_STEP_OFF[2:0]/DIM_STEP_STILL[2:0], DM_IN[3:0], and DM_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.16.4** illustrates the “Fixed-Time” dimming curves. The unit of registers DM_IN[3:0] and DM_DE[3:0] is “frame(s) per step”. The unit of register DIM_STEP_OFF[2:0]/DIM_STEP_STILL[2:0] is “step(s)”

For Example:

If register bits “SEL_IN” = “0” (Fixed-Time dimming for rising dimming), another register bit “SEL_DE” = “1” (Fixed-Slope dimming for falling dimming), and

DM_IN[3:0] is set as 0x07 (means 8 frames time for each step)

DMSTP_L[2:0] is set as 0x01 (means total dimming steps is 4 steps)

So the total dimming time of “rising dimming” is 32-frames time length (8 frames x 4).




Fig. 5.16.4 Fixed-Time Dimming Curve in CABU UI/Still/Moving-Mode for LEDPWM

Fixed-Slope Dimming Type

The increasing / decreasing PWM duty and each step time can be set by register STEP_IN[3:0], STEP_DE[3:0], DM_IN[3:0], and DM_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.16.5** illustrates the “Fixed-Slope” dimming curves. The unit of registers STEP_IN[3:0] and STEP_DE [3:0] is “duty ratio” (FFh is 100%, and 00h is 0%). The unit of register DM_IN[3:0] and DM_DE[3:0] is “frame(s) per step”.

For Example:

If register bits “SEL_IN” = “0” (Fixed-Time dimming for rising dimming), another register bit “SEL_DE” = “1” (Fixed-Slope dimming for falling dimming), and

DM_DE[3:0] is set as 0x02 (means 3 frames time for each step)

STEP_DE[3:0] is set as 0x05 (means PWM decrement is 5)

When present PWM duty is 0x64 (100 in decimal), target PWM duty is 0x14 (20 in decimal), so the total dimming steps will be:

$$\begin{aligned} \text{Total dimming steps} &= (\text{Present PWM Duty} - \text{Target PWM duty}) / (\text{PWM decrement}) \\ &= (100 - 20) / 5 \\ &= 16 \text{ steps} \end{aligned}$$

So total dimming time for falling dimming is 48 frames (16 Steps x 3)




Fig. 5.16.5 Fixed-Slope Dimming Curve for LEDPWM

5.16.3 PWM Signal Setting for CABC and LABC

The registers PWMDIV[7:0] and PWM_DUTY_OFFSET[4:0] can change the frequency and duty compensation of the PWM signal. The PWM operation frequency “FOSC” is “not” the real PWM frequency, the “FOSC” is used to provide clock source for the internal PWM circuit. Two PWM operation frequency can be chosen by setting register “PWMF”, and the real PWM frequency can be quickly estimated by the bellow formula.

PWMF Setting	PWM Operation Frequency (FOSC)	Real PWM Frequency of LEDPWM
0	5 MHz	PWM Frequency = $\frac{5 \text{ MHz}}{256 \times \text{PWMDIV}[7:0]}$
1	10 MHz	PWM Frequency = $\frac{10 \text{ MHz}}{256 \times \text{PWMDIV}[7:0]}$

For Example:


If the “PWMDIV[7:0]” = 0x0F, and “PWMF” = “1”, then

$$\text{PWM Frequency} = \frac{10 \text{ MHz}}{256 \times \text{PWMDIV}[7:0]} = \frac{10 \text{ MHz}}{256 \times 15} \approx 2.60 \text{ KHZ}$$

In this condition, when PWM duty is estimated as “4” (Reading the register “DBV[7:0]” = 03h from RDISBV), then the duty time of the PWM signal can be estimated as shown in below.

$$\text{PWM Duty Time} = \frac{4}{256} \times \frac{1}{2.60 \text{ KHz}} = 6.0 \mu\text{sec}$$

$$\text{PWM Non-Duty Time} = \frac{(256 - 4)}{256} \times \frac{1}{2.60 \text{ KHz}} = 378.6 \mu\text{sec}$$



The same, when PWM frequency is 2.60 KHz, and PWM duty of LEDPWM is 256 (Reading the register “DBV[7:0]” = FFh from RDISBV), then the duty time can be estimated as shown in below.

$$\text{PWM Duty Time} = \frac{256}{256} \times \frac{1}{2.60 \text{ KHz}} = 384.6 \mu\text{sec}$$

Because the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period, so the PWM_DUTY_OFFSET[4:0] is used to compensate effective PWM duty.

An example is shown in **Fig. 5.16.8**. When PWM duty of LEDPWM signal is 60%, the backlight brightness should be 60% of original. But user may find that the backlight brightness is 57% of original. So user can set PWM_DUTY_OFFSET[4:0] and let the backlight brightness becomes 60% of original.





Fig. 5.16.8 Duty Compensation of PWMLED Signal

NOTE: The rising time (T_r) and falling time (T_f) of the "LEDPWM" signal are stipulated to be equal to or less than 15ns when maximum load is 30pF.



5.16.4 Content Adaptive Brightness Control (CABC)

A Content Adaptive Brightness Control (CABC) function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously decreasing brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. The NOVATEk CABC algorithm can adjust the brightness of each grey level without changing the original image contents.

The NOVATEk CABC function provides four operation modes, and these modes can be selected by the register 5500h. See command "Write Content Adaptive Brightness Control (5500h)" (bit C[1:0]) for more information. These four modes are described as below.

- Off Mode

Content Adaptive Brightness Control functionality is completely turn-off. In this mode, the NT35512 will use the original Gamma 2.2 registers setting for display. And if the function of "forced PWM duty" is turn-off (i.e. "FORCE_CABC_PWM" is set as "0"), the brightness ratio of CABC is 100% ("RDPWM[7:0]" = FFh).

- UI [User interface] Image Mode (UI-Mode) and Still Picture Mode (Still-Mode)

This mode is applied to optimize for UI/Still image. User can decide to keep image quality as much as possible with small power consumption reduction ratio (10% or less) or allow some image quality degradation with large power consumption reduction ratio (10%~40% with different image content). NT35512 provides flexible configuration for UI/Still-Mode by setting the registers CABC_STILL_PWM0[7:0] ~ CABC_STILL_PWM9[7:0] to setting prefer brightness.

- Moving Image Mode (Moving-Mode)

User can select this mode to keep the moving image quality and reduce the power consumption of backlight. It is focused on the biggest power reduction with image quality degradation. Idea power consumption reduction ratio is more than 30%. NT35512 provides flexible configuration for Moving-Mode by setting the registers CABC_MOV_PWM0[7:0] ~ CABC_MOV_PWM9[7:0] to setting prefer brightness.

6 COMMAND DESCRIPTIONS
6.1 User Command Set
Table 6.1.1 User Command Set

Instruction	ACT	R/W	Address		Parameter								Function	
			MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1		D0
NOP	Dir	W	00h	0000h	No Argument								No Operation	
SWRESET	Cnd1	W	01h	0100h	No Argument								Software reset	
RDDID	Dir	R	04h	0400h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read display ID
				0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
				0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
RDNUMED	Dir	R	05h	X	X	P7	P6	P5	P4	P3	P2	P1	P0	Read No. of the Errors on DSI only
RDRED	Dir	R	X	0600h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read the first pixel of Color R
RDGREEN	Dir	R	X	0700h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read the first pixel of Color G
RDBLUE	Dir	R	X	0800h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read the first pixel of Color B
RDDPDM	Dir	R	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Power Mode
RDDMADCTL	Dir	R	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display MADCTR
RDDCOLMOD	Dir	R	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Pixel Format
RDDIM	Dir	R	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Image Mode
RDDSM	Dir	R	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Signal Mode
RDDSDR	Dir	R	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Self-diagnostic result
SLPIN	DVS	W	10h	1000h	No Argument								Sleep in & booster off	
SLPOUT	Dir	W	11h	1100h	No Argument								Sleep out & booster on	
PTLON	DVS	W	12h	1200h	No Argument								Partial mode on	
NORON	DVS	W	13h	1300h	No Argument								Normal display mode on	
INVOFF	DVS	W	20h	2000h	No Argument								Display inversion off (normal)	
INVON	DVS	W	21h	2100h	No Argument								Display inversion on	
ALLPOFF	DVS	W	22h	2200h	No Argument								All pixel off (black)	
ALLPON	DVS	W	23h	2300h	No Argument								All pixel on (white)	
GAMSET	DVS	W	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	Gamma curve select
DISPOFF	DVS	W	28h	2800h	No Argument								Display off	
DISPON	DVS	W	29h	2900h	No Argument								Display on	
PTLAR	DVS	W	30h	3000h	00h	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	Partial start/end address set PSL[15:0]: partial start address PEL[15:0]: partial end address
				3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	
				3002h	00h	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	
				3003h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	
IDMOFF	DVS	W	38h	3800h	No Argument								Idle mode off	
IDMON	DVS	W	39h	3900h	No Argument								Idle mode on	
COLMOD	Dir	W	3Ah	3A00h	00h	VIPF3	VIPF2	VIPF1	VIPF0	IFPF3	IFPF2	IFPF1	IFPF0	Interface pixel format
DSTBON	DVS	W	4Fh	4F00h	00h	0	0	0	0	0	0	0	DSTB	Deep standby mode on
WRDISBV	DVS	W	51h	5100h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Write display brightness
RDDISBV	Dir	R	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Read display brightness value
WRCTRLD	DVS	W	53h	5300h	00h	0	0	BCTRL	0	DD	BL	0	0	Write control display
RDCTRLD	Dir	R	54h	5400h	00h	0	0	BCTRL	0	DD	BL	0	0	Read control display value
WRCABC	DVS	W	55h	5500h	00h	0	0	0	0	0	0	C1	C0	Write CABC mode
RDCABC	Dir	R	56h	5600h	00h	0	0	0	0	0	0	C1	C0	Read CABC mode
WRCABCMB	DVS	W	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	Write CABC minimum brightness
RDCABCMB	Dir	R	5Fh	5F00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	Read CABC minimum brightness
RDD1	Dir	R	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read ID1

RDID2	Dir	R	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	Read ID2
RDID3	Dir	R	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	Read ID3

Notes:

1. The following description indicates the executing time of instructions.

No.	Symbol	Executing Time						
1	Dir (Direct)	At the received a completed instruction and parameter						
2	DVS (Display Vertical Sync.)	Synchronized with the next frame						
3	DHS (Display Horizontal Sync.)	Synchronized with the next line						
4	Cnd1 (By Conditional 1)	<table border="1"> <thead> <tr> <th>State</th> <th>Executing time</th> </tr> </thead> <tbody> <tr> <td>When Sleep In</td> <td>Dir</td> </tr> <tr> <td>Other</td> <td>DHS</td> </tr> </tbody> </table>	State	Executing time	When Sleep In	Dir	Other	DHS
		State	Executing time					
		When Sleep In	Dir					
Other	DHS							

2. In MIPI interface, parameters of the command are stores onto registers when the last parameter of the command has been received. Also, parameters of the command are not stored onto registers if there has been happen a break. See more information on the section "DATA TRANSFER RECOVERY". This note is valid when a number of the parameters is equal or less than 32.
3. The 8-bit address code for "MIPI" in above table and following command description means include 3-wire 9-bit SPI and 4-wire 8-bit SPI.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

NOP (0000h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
NOP	Write	00h	0000h	No Argument								

NOTE: "-" Don't care

Description	This command is empty command. It does not have effect on the display module. However it can be used to terminate parameter write commands.									
Restriction	-									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value									
Power On Sequence	N/A									
S/W Reset	N/A									
H/W Reset	N/A									
Flow Chart	-									

SWRESET: Software Reset (0100h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SWRESET	Write	01h	0100h	No Argument								


NOTE: "-" Don't care

Description	When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description) The display is blank immediately.								
Restriction	It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display supplier's factory default values to the registers during this 5msec. If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep Out command. Software Reset command cannot be sent during Sleep Out sequence.								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value								
Power On Sequence	N/A								
S/W Reset	N/A								
H/W Reset	N/A								
Flow Chart	<pre> graph TD A[SWRESET(01h)] -- Host Driver --> B[Display whole blank screen] B --> C[Set Command to S/W Default Value] C --> D[Sleep In Mode] </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 								

RDDID: Read Display ID (0400h~0402h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDID	Read	04h	0400h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10
			0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20
			0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30


NOTE: "-" Don't care

Description	<p>This read byte returns 24-bit display identification information.</p> <p>The 1st parameter (ID1): the module's manufacture ID.</p> <p>The 2nd parameter (ID2): the module/driver version ID.</p> <p>The 3rd parameter (ID3): the module/driver ID.</p> <p>Note: Commands <i>RDDID1/2/3</i> (DAh, DBh, DCh) read data correspond to the parameter 1, 2, 3 of the command 04h, respectively.</p>															
Restriction	-															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes								
Status	Availability															
Sleep Out	Yes															
Sleep In	Yes															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>After MTP</th> <th>Before MTP</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP Values</td> <td>ID1=00h, ID2=80h, ID3=00h</td> </tr> <tr> <td>S/W Reset</td> <td>MTP Values</td> <td>ID1=00h, ID2=80h, ID3=00h</td> </tr> <tr> <td>H/W Reset</td> <td>MTP Values</td> <td>ID1=00h, ID2=80h, ID3=00h</td> </tr> </tbody> </table>		Status	Default Value		After MTP	Before MTP	Power On Sequence	MTP Values	ID1=00h, ID2=80h, ID3=00h	S/W Reset	MTP Values	ID1=00h, ID2=80h, ID3=00h	H/W Reset	MTP Values	ID1=00h, ID2=80h, ID3=00h
Status	Default Value															
	After MTP	Before MTP														
Power On Sequence	MTP Values	ID1=00h, ID2=80h, ID3=00h														
S/W Reset	MTP Values	ID1=00h, ID2=80h, ID3=00h														
H/W Reset	MTP Values	ID1=00h, ID2=80h, ID3=00h														
Flow Chart	 <p>The flow chart illustrates the sequence of operations between the Host and Driver for the RDDID(04h) command. The Host initiates the process by sending the RDDID(04h) command. This is followed by three sequential transfers from the Host to the Driver, each sending a parameter: ID1[7:0], ID2[7:0], and ID3[7:0]. A legend on the right defines the symbols used: a trapezoid for Command, a parallelogram for Parameter, a rounded rectangle for Display, a diamond for Action, a rounded rectangle for Mode, and a rounded rectangle with a loop for Sequential transfer.</p>															

RDNUMED: Read Number of Errors on DSI (0500h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDNUMED	Read	05h	X	X	P7	P6	P5	P4	P3	P2	P1	P0


NOTE: "-" Don't care

Description	<p>The first parameter is telling a number of the parity errors on DSI. The more detailed description of the bits is below.</p> <p>P[6..0] bits are telling a number of the parity errors.</p> <p>P[7] is set to "1" if there is overflow with P[6..0] bits.</p> <p>P[7..0] bits are set to "0"s (as well as RDDSM(0Eh)'s D0 are set "0" at the same time) after there is sent the first parameter information (= The read function is completed).</p> <p>See also section "Acknowledge with Error Report (AwER)" and command RDDSM 0Eh.</p> <p>This command is used for MIPI DSI only. It is no function for others interface operation.</p>								
Restriction	-								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value								
Power On Sequence	00h								
S/W Reset	00h								
H/W Reset	00h								
Flow Chart									

RDRED: Read the first pixel of Red Color (0600h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDRED	Read	X	0600h	X	P7	P6	P5	P4	P3	P2	P1	P0	


NOTE: "-" Don't care

Description	<p>This command returns the red component value of the first pixel in the active frame. Only the relevant bits are used according to pixel format, unused bits are set to "0".</p> <p>-16-bit format: R4 is MSB and R0 is LSB. R7, R6 and R5 are set to "0".</p> <p>-18-bit format: R5 is MSB and R0 is LSB. R7 and R6 are set to "0".</p> <p>-24-bit format: R7 is MSB and R0 is LSB.</p>								
Restriction	-								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value								
Power On Sequence	00h								
S/W Reset	00h								
H/W Reset	00h								
Flow Chart	 <p>The flow chart illustrates the sequence of operations for the RDRED command. It starts with a trapezoidal 'Command' box labeled 'RDRED (06 h)'. A dashed arrow points from this box to a parallelogram 'Parameter' box labeled 'Dummy Read'. A solid arrow then points from 'Dummy Read' to another parallelogram 'Parameter' box labeled 'Send R[7:0] data'. A dashed line labeled 'Host Driver' is positioned to the right of the 'Dummy Read' box. A legend on the right side of the flow chart defines the symbols: a trapezoid for 'Command', a parallelogram for 'Parameter', a rounded rectangle for 'Display', a chevron for 'Action', a rounded rectangle for 'Mode', and a rounded rectangle with a tail for 'Sequential transfer'.</p>								

RDGREEN: Read the first pixel of Green Color (0700h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDGREEN	Read	X	0700h	X	P7	P6	P5	P4	P3	P2	P1	P0


NOTE: “-“ Don't care

Description	<p>This command returns the green component value of the first pixel in the active frame. Only the relevant bits are used according to pixel format, unused bits are set to “0”.</p> <p>-16-bit format: G4 is MSB and G0 is LSB. G7, G6 and G5 are set to “0”.</p> <p>-18-bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to “0”.</p> <p>-24-bit format: G7 is MSB and G0 is LSB.</p>								
Restriction	-								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value								
Power On Sequence	00h								
S/W Reset	00h								
H/W Reset	00h								
Flow Chart	 <p>The flow chart illustrates the sequence of operations for the RDGREEN command. It starts with the Host Driver sending the RDGREEN (07 h) command. This is followed by a Dummy Read operation. Finally, the Host Driver sends the G[7:0] data. A legend on the right defines the symbols used: a trapezoid for Command, a parallelogram for Parameter, a rounded rectangle for Display, a chevron for Action, a rounded rectangle for Mode, and a rounded rectangle with a tail for Sequential transfer.</p>								

RDBLUE: Read the first pixel of Blue Color (0800h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDBLUE	Read	X	0800h	X	P7	P6	P5	P4	P3	P2	P1	P0	


NOTE: "-" Don't care

Description	<p>This command returns the blue component value of the first pixel in the active frame. Only the relevant bits are used according to pixel format, unused bits are set to "0".</p> <p>-16-bit format: B4 is MSB and B0 is LSB. B7, B6 and B5 are set to "0".</p> <p>-18-bit format: B5 is MSB and B0 is LSB. B7 and B6 are set to "0".</p> <p>-24-bit format: B7 is MSB and B0 is LSB.</p>								
Restriction	-								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value								
Power On Sequence	00h								
S/W Reset	00h								
H/W Reset	00h								
Flow Chart									

RDDPM: Read Display Power Mode (0A00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDPM	Read	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0


NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:									
	Bit	Description								
	D7	Booster Voltage Status								
	D6	Idle Mode On/Off								
	D5	Partial Mode On/Off								
	D4	Sleep In/Out								
	D3	Display Normal Mode On/Off								
	D2	Display On/Off								
	D1	Not Defined								
D0	Not Defined									
		Value								
		"1"=Booster On, "0"=Booster Off								
		"1"=Idle Mode On, "0"=Idle Mode Off								
		"1" = Partial Mode On, "0" = Partial Mode Off								
		"1" = Sleep Out Mode, "0" = Sleep In Mode								
		"1" = Display Normal On, "0" = Display Normal Off								
		"1" = Display is On, "0" = Display is Off								
		Set to "0" (not used)								
		Set to "0" (not used)								
Restriction	-									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>08h</td> </tr> <tr> <td>S/W Reset</td> <td>08h</td> </tr> <tr> <td>H/W Reset</td> <td>08h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	08h	S/W Reset	08h	H/W Reset	08h
Status	Default Value									
Power On Sequence	08h									
S/W Reset	08h									
H/W Reset	08h									
Flow Chart	 <pre> graph TD RDDPM[/RDDPM(0Ah)/] --> HostDriver[Host Driver] HostDriver --> SendParam[/Send 1st Parameter/] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command: / / Parameter: // // Display: () Action: <> Mode: () Sequential transfer: () 									

RDDMADCTL: Read Display MADCTL (0B00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDMADCTL	Read	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	D0


NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:									
	Bit	Description								
	D7	Row Address Order (MY)								
	D6	Column Address Order (MX)								
	D5	Row/Column Exchange (MV)								
	D4	Vertical refresh Order (ML)								
	D3	RGB-BGR Order								
	D2	Horizontal refresh Order (MH)								
	D1	Flip horizontal (RSMX)								
D0	Flip vertical (RSMY)									
		Value								
		"0" = Increment , "1" = Decrement								
		"0" = Increment , "1" = Decrement								
		"0"= Normal , "1"= Row/column exchange								
		"0" = Increment , "1" = Decrement								
		"0" = RGB color sequence "1" = BGR color sequence								
		"0" = Increment , "1" = Decrement								
		"0" = Normal , "1" = Horizontal flip								
		"0" = Normal , "1" = Vertical flip								
Restriction	The read out value is always zero since above registers are RAM related, it can not used in NT35512									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value									
Power On Sequence	00h									
S/W Reset	00h									
H/W Reset	00h									
Flow Chart	 <pre> graph TD A[RDDMADCTL(0Bh)] -- Host Driver --> B[/Send 1st Parameter/] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command (trapezoid) Parameter (parallelogram) Display (rounded rectangle) Action (pointed rectangle) Mode (rounded rectangle) Sequential transfer (oval with arrow) 									

RDDCOLMOD: Read Display Pixel Format (0C00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDCOLMOD	Read	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0


NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:									
	Bit	Description								
	D7	Not Defined								
	D6 ~ D4	RGB Interface Color Format								
	D3	Not Defined								
D2 ~ D0	Not Defined									
Value	Set to "0" (not used)									
		"101" = 16-bit / pixel								
		"110" = 18-bit / pixel								
		"111" = 24-bit / pixel								
		Set to "0" (not used)								
		Set to "0" (not used)								
Restriction	-									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>70h</td> </tr> <tr> <td>S/W Reset</td> <td>70h</td> </tr> <tr> <td>H/W Reset</td> <td>70h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	70h	S/W Reset	70h	H/W Reset	70h
Status	Default Value									
Power On Sequence	70h									
S/W Reset	70h									
H/W Reset	70h									
Flow Chart										

RDDIM: Read Display Image Mode (0D00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDIM	Read	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0


NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:														
	Bit	Description													
	D7	Vertical Scrolling On/Off													
	D6	Horizontal Scrolling On/Off													
	D5	Inversion On/Off													
	D4	All Pixel On													
	D3	All Pixel Off													
D2 ~ D0	Gamma Curve Selection														
		Value													
		Set to "0" (not used)													
		Set to "0" (not used)													
		"1" = Inversion On, "0" = Inversion Off													
		"1" = White display, "0" = Normal display													
		"1" = Black display, "0" = Normal display													
		"000" = GC0, "001" = GC1 "010" = GC2, "011" = GC3 "100" to "111" = not defined													
Restriction	-														
Register Availability	Status	Availability													
	Sleep Out	Yes													
	Sleep In	Yes													
Default	Status	Default Value													
	Power On Sequence	00h													
	S/W Reset	00h													
	H/W Reset	00h													
Flow Chart															
	<table border="1"> <thead> <tr> <th colspan="2">Legend</th> </tr> </thead> <tbody> <tr> <td></td> <td>Command</td> </tr> <tr> <td></td> <td>Parameter</td> </tr> <tr> <td></td> <td>Display</td> </tr> <tr> <td></td> <td>Action</td> </tr> <tr> <td></td> <td>Mode</td> </tr> <tr> <td></td> <td>Sequential transfer</td> </tr> </tbody> </table>		Legend			Command		Parameter		Display		Action		Mode	
Legend															
	Command														
	Parameter														
	Display														
	Action														
	Mode														
	Sequential transfer														

RDDSM: Read Display Signal Mode (0E00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDSM	Read	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	D0


NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:									
	Bit	Description	Value							
	D7	Tearing Effect Line On/Off	"1" = On, "0" = Off							
	D6	Tearing Effect Line Mode	"1" = Mode 2, "0" = Mode 1							
	D5	Horizontal Sync. (HS, RGB I/F)On/Off	"1" = HS bit is "1", "0" = HS bit is "0"							
	D4	Vertical Sync. (VS, RGB I/F)On/Off	"1" = VS bit is "1", "0" = VS bit is "0"							
	D3	Pixel Clock (PCLK, RGB I/F)On/Off	"1" = PCLK line is On, "0" = PCLK line is Off							
	D2	Data Enable (DE, RGB I/F)On/Off	"1" = DE bit is "1", "0" = DE bit is "0"							
	D1	Not Defined	Set to "0" (not used)							
	D0	Error on DSI	"1" = Error, "0" = No Error							
Note: Bit D5 to D2 indicate current status of the lines when this command has been sent.										
Restriction	-									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value									
Power On Sequence	00h									
S/W Reset	00h									
H/W Reset	00h									
Flow Chart										

RDDSDR: Read Display Self-Diagnostic Result (0F00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDSDR	Read	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0


NOTE: "-" Don't care


Description	This command indicates the current status of the display as described in the table below:	
	Bit	Description
	D7	Register Loading Detection
	D6	Functionality Detection
	D5	Chip Attachment Detection
	D4	Display Glass Break Detection
	D3	Not Defined
	D2	Not Defined
	D1	Not Defined
D0	Checksums Comparison	
Value		See section 5.10
Value		Set to "0" (not used)
Value		Set to "0" (not used)
Value		Set to "0" (not used)
Value		"0": Checksums are the same "1": Checksums are not the same
Restriction	-	
Register Availability	Status	Availability
	Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	00h
Flow Chart		

SLPIN: Sleep In (1000h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPIN	Write	10h	1000h	No Argument								

NOTE: "-" Don't care

Description	<p>This command causes the TFT LCD module to enter the minimum power consumption mode. In this mode the DC/DC converter is stopped, Internal display oscillator is stopped, and panel scanning is stopped.</p>  <p>Control Interface as well as display data and registers are still working. User can send PCLK, HS and VS information on RGB I/F for blank display after Sleep In command and this information is valid during 2 frames after Sleep In command if there is used Normal Mode On in Sleep Out-mode. Dimming function does not work when there is changing mode from Sleep Out to Sleep In. There is used an internal oscillator for blank display.</p>								
Restriction	<p>This command has no effect when module is already in sleep in mode. Sleep In Mode can only be exit by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.</p>								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep In Mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep In Mode</td> </tr> <tr> <td>H/W Reset</td> <td>Sleep In Mode</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode
Status	Default Value								
Power On Sequence	Sleep In Mode								
S/W Reset	Sleep In Mode								
H/W Reset	Sleep In Mode								





NOVATEK CONFIDENTIAL
NO DISCLOSURE

SLPOUT: Sleep Out (1100h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPOUT	Write	11h	1100h	No Argument								

NOTE: "-" Don't care

<p>Description</p>	<p>This command turns off sleep mode. In this mode the DC/DC converter is enabled, Internal display oscillator is started, and panel scanning is started.</p>  <p>User can start to send PCLK, HS and VS information on RGB I/F before Sleep Out command and this information is valid at least 2 frames before Sleep Out command, if there is left Sleep In-mode to Sleep Out-mode in Normal Mode On. There is used an internal oscillator for blank display. NT35512 will do sequence control about gate control signals when sleep out.</p>								
<p>Restriction</p>	<p>Sleep Out Mode can only be exit by the Sleep In Command (10h), S/W reset command (01h) or H/W reset. It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize. NT35512 loads all default values of extended and test command to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if those default and register values are same when this load is done and when the NT35512 is already Sleep Out -mode. NT35512 is doing self-diagnostic functions during this 5msec. See also section 5.10. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.</p>								
<p>Register Availability</p>	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
<p>Default</p>	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep In Mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep In Mode</td> </tr> <tr> <td>H/W Reset</td> <td>Sleep In Mode</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode
Status	Default Value								
Power On Sequence	Sleep In Mode								
S/W Reset	Sleep In Mode								
H/W Reset	Sleep In Mode								



PTLON: Partial Display Mode On (1200h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
PTLON	Write	12h	1200h	No Argument								

NOTE: "-" Don't care

Description	This command turns on Partial mode. The partial mode window is described by the Partial Area command (30H) To leave Partial mode, the Normal Display Mode On command (13H) should be written. There is no abnormal visual effect during mode change between Normal mode On to Partial mode On.													
Restriction	This command has no effect when Partial Display mode is active.													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Mode On</td> </tr> <tr> <td>S/W Reset</td> <td>Normal Mode On</td> </tr> <tr> <td>H/W Reset</td> <td>Normal Mode On</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	Normal Mode On	S/W Reset	Normal Mode On	H/W Reset	Normal Mode On				
Status	Default Value													
Power On Sequence	Normal Mode On													
S/W Reset	Normal Mode On													
H/W Reset	Normal Mode On													
Flow Chart	See Partial Area (30h)													

NORON: Normal Display Mode On (1300h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
NORON	Write	13h	1300h	No Argument								










NOTE: "-" Don't care

Description	This command returns the display to normal mode. Normal display mode on means Partial mode off. Exit from NORON by the Partial mode On command (12h) There is no abnormal visual effect during mode change from Partial mode On to Normal mode On.									
Restriction	This command has no effect when Normal Display mode is active.									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Mode On</td> </tr> <tr> <td>S/W Reset</td> <td>Normal Mode On</td> </tr> <tr> <td>H/W Reset</td> <td>Normal Mode On</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	Normal Mode On	S/W Reset	Normal Mode On	H/W Reset	Normal Mode On
Status	Default Value									
Power On Sequence	Normal Mode On									
S/W Reset	Normal Mode On									
H/W Reset	Normal Mode On									
Flow Chart	See Partial Area Definition Descriptions for details of when to use this command									

INVOFF: Display Inversion Off (2000h)

Inst / Para	R/W	Address		Parameter							
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1
INVOFF	Write	20h	2000h	No Argument							










NOTE: “-“ Don't care

Description	<p>This command is used to recover from display inversion mode. This command does not change any other status. (Example)</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>								
Restriction	This command has no effect when module is already in Inversion Off mode.								
Register Availability	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Display Inversion off	S/W Reset	Display Inversion off	H/W Reset	Display Inversion off
Status	Default Value								
Power On Sequence	Display Inversion off								
S/W Reset	Display Inversion off								
H/W Reset	Display Inversion off								
Flow Chart	<div style="display: flex; justify-content: space-between;"> <div style="flex: 1;">  <pre> graph TD A([Display Inversion On Mode]) --> B[/INVOFF(20h)/] B --> C([Display Inversion Off Mode]) </pre> </div> <div style="flex: 0.5; border: 1px dashed black; padding: 5px;"> <p style="text-align: center;">Legend</p> <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>								

INVON: Display Inversion On (2100h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
INVON	Write	21h	2100h	No Argument								










NOTE: "-" Don't care

Description	<p>This command is used to enter display inversion mode. This command does not change any other status. To exit from Display Inversion On, the Display Inversion Off command (20h) should be written. (Example)</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>								
Restriction	This command has no effect when module is already in Inversion On mode.								
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Display Inversion off	S/W Reset	Display Inversion off	H/W Reset	Display Inversion off
Status	Default Value								
Power On Sequence	Display Inversion off								
S/W Reset	Display Inversion off								
H/W Reset	Display Inversion off								
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">Legend</p> <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer </div> <div style="text-align: center; margin-top: 20px;">  </div>								

ALLPOFF: All Pixel Off (2200h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
ALLPOFF	Write	22h	2200h	No Argument								




NOTE: "-" Don't care

Description	<p>This command turns the display panel black in Sleep Out mode and a status of the Display On/Off register can be on or off. This command does not change any other status.</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  <p>(Example)</p> </div> </div> <p>"All Pixels On" or "Normal Display Mode On" commands are used to leave this mode. The display panel is showing the display data after "Normal Display On" command.</p>								
Restriction	This command has no effect when module is already in All Pixel Off mode.								
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>All pixel off</td> </tr> <tr> <td>S/W Reset</td> <td>All pixel off</td> </tr> <tr> <td>H/W Reset</td> <td>All pixel off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	All pixel off	S/W Reset	All pixel off	H/W Reset	All pixel off
Status	Default Value								
Power On Sequence	All pixel off								
S/W Reset	All pixel off								
H/W Reset	All pixel off								
Flow Chart	<div style="display: flex; justify-content: space-between;"> <div style="flex: 1;">  </div> <div style="border: 1px dashed black; padding: 5px;"> <p>Legend</p> <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>								

ALLPON: All Pixel On (2300h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
ALLPON	Write	23h	2300h	No Argument								


NOTE: "-" Don't care

Description	<p>This command turns the display panel white in Sleep Out mode and a status of the Display On/Off register can be on or off. This command does not change any other status. (Example)</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div> <p>"All Pixels Off" or "Normal Display Mode On" commands are used to leave this mode. The display panel is showing the display data after "Normal Display On" command.</p>								
Restriction	This command has no effect when module is already in all Pixel On mode.								
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>All pixel off</td> </tr> <tr> <td>S/W Reset</td> <td>All pixel off</td> </tr> <tr> <td>H/W Reset</td> <td>All pixel off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	All pixel off	S/W Reset	All pixel off	H/W Reset	All pixel off
Status	Default Value								
Power On Sequence	All pixel off								
S/W Reset	All pixel off								
H/W Reset	All pixel off								
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">Legend</p> <div style="display: flex; flex-direction: column; gap: 10px;"> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> </div> </div> <div style="text-align: center;">  </div>								

GAMSET: Gamma Set (2600h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
GAMSET	Write	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0










NOTE: "-" Don't care

Description	This command is used to select the desired Gamma curve for the current display. A maximum of 4 curves can be selected. The curve is selected by setting the appropriate bit in the parameter as described in the Table.									
	GC[7:0]	Parameter								
	01h	GC0								
	02h	GC1								
	04h	GC2								
	08h	GC3								
Note: All other values are undefined.										
Restriction	Values of GC [7:0] not shown in table above are invalid and will not change the current selected gamma curve until valid is received.									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>01h</td> </tr> <tr> <td>S/W Reset</td> <td>01h</td> </tr> <tr> <td>H/W Reset</td> <td>01h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	01h	S/W Reset	01h	H/W Reset	01h
Status	Default Value									
Power On Sequence	01h									
S/W Reset	01h									
H/W Reset	01h									
Flow Chart	 <pre> graph TD A[GAMSET(26h)] --> B[/GC[7:0]/] B --> C{{New Gamma Curve Loaded}} </pre>									

DISPOFF: Display Off (2800h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DISPOFF	Write	28h	2800h	No Argument								




NOTE: "-" Don't care

Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the display data is disabled and blank page inserted. This command does not change any other status. There will be no abnormal visible effect on the display. (Example)</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>								
Restriction	This command has no effect when module is already in Display Off mode.								
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display off</td> </tr> <tr> <td>S/W Reset</td> <td>Display off</td> </tr> <tr> <td>H/W Reset</td> <td>Display off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Display off	S/W Reset	Display off	H/W Reset	Display off
Status	Default Value								
Power On Sequence	Display off								
S/W Reset	Display off								
H/W Reset	Display off								
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">Legend</p> <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer </div> <div style="margin-top: 20px;">  <pre> graph TD A([Display On Mode]) --> B[DISPOFF(28h)] B --> C([Display Off Mode]) </pre> </div>								

DISPON: Display On (2900h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DISPON	Write	29h	2900h	No Argument								

NOTE: "-" Don't care

Description	<p>This command is used to recover from DISPLAY OFF mode. Output from display data is enabled. This command does not change any other status. (Example)</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>								
Restriction	This command has no effect when module is already in Display On mode.								
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display off</td> </tr> <tr> <td>S/W Reset</td> <td>Display off</td> </tr> <tr> <td>H/W Reset</td> <td>Display off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Display off	S/W Reset	Display off	H/W Reset	Display off
Status	Default Value								
Power On Sequence	Display off								
S/W Reset	Display off								
H/W Reset	Display off								
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">Legend</p> <div style="display: flex; flex-direction: column; gap: 5px;"> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; transform: rotate(-5deg); margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; transform: rotate(5deg); margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> </div> </div> <div style="margin-top: 20px;">  <pre> graph TD A([Display Off Mode]) --> B[/DISPON(29h)/] B --> C([Display On Mode]) </pre> </div>								

PTLAR: Partial Area (3000h~3003h)


Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
PTLAR	Write	30h	3000h	00h	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8
			3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0
			3002h	00h	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8
			3003h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0

NOTE: "-" Don't care


Description

This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row (PSL) and the second the End Row (PEL), as illustrated in the figures below. PSL and PEL refer to the Frame Memory row address counter.


If End Row > Start Row when MADCTL ML=0:



If End Row > Start Row when MADCTL ML=1:




If End Row < Start Row when MADCTL ML=0:



If End Row = Start Row then the Partial Area will be one row deep.

Restriction	PSL[15:0] and PEL[15:0] should have below range 480RGBx1024: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 1023$ (03FFh), $ \text{PEL}-\text{PSL} \leq 1023$ (03FFh) 480RGBx864: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 863$ (035Fh), $ \text{PEL}-\text{PSL} \leq 863$ (035Fh) 480RGBx854: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 853$ (0355h), $ \text{PEL}-\text{PSL} \leq 853$ (0355h) 480RGBx800: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 799$ (031Fh), $ \text{PEL}-\text{PSL} \leq 799$ (031Fh) 480RGBx720: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 719$ (02CFh), $ \text{PEL}-\text{PSL} \leq 719$ (02CFh) 480RGBx640: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 639$ (027Fh), $ \text{PEL}-\text{PSL} \leq 639$ (027Fh) 480RGBx360: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 359$ (0167h), $ \text{PEL}-\text{PSL} \leq 359$ (0167h) 480RGBx320: $0 \leq \text{PSL}[15:0], \text{PEL}[15:0] \leq 319$ (013Fh), $ \text{PEL}-\text{PSL} \leq 319$ (013Fh)														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability														
Normal Mode On, Idle Mode Off, Sleep Out	Yes														
Normal Mode On, Idle Mode On, Sleep Out	Yes														
Partial Mode On, Idle Mode Off, Sleep Out	Yes														
Partial Mode On, Idle Mode On, Sleep Out	Yes														
Sleep In	Yes														
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>PSL[15:0]</th> <th>PEL[15:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td>03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td>03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320</td> </tr> </tbody> </table>	Status	Default Value		PSL[15:0]	PEL[15:0]	Power On Sequence	0000h	03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320	S/W Reset	0000h	03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320	H/W Reset	0000h	03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320
Status	Default Value														
	PSL[15:0]	PEL[15:0]													
Power On Sequence	0000h	03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320													
S/W Reset	0000h	03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320													
H/W Reset	0000h	03FFh (1023d) if 480RGBx1024 035Fh (863d) if 480RGBx864 0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800 02CFh (719d) if 480RGBx720 027Fh (639d) if 480RGBx640 0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320													




Flow Chart

NOVATEK CONFIDENTIAL
NO DISCLOSURE

IDMOFF: Idle Mode Off (3800h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
IDMOFF	Write	38h	3800h	No Argument								



NOTE: “-“ Don't care


Description	This command is used to recover from Idle mode on In the idle off mode, display panel can display maximum 16.7M colors.													
Restriction	This command has no effect when module is already in Idle Off mode.													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode off</td> </tr> <tr> <td>S/W Reset</td> <td>Idle Mode off</td> </tr> <tr> <td>H/W Reset</td> <td>Idle Mode off</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	Idle Mode off	S/W Reset	Idle Mode off	H/W Reset	Idle Mode off				
Status	Default Value													
Power On Sequence	Idle Mode off													
S/W Reset	Idle Mode off													
H/W Reset	Idle Mode off													
Flow Chart	 <pre> graph TD A([Idle On Mode]) --> B[/IDMOFF(38h)/] B --> C([Idle Off Mode]) </pre> <p>Legend</p> <ul style="list-style-type: none"> Command: Trapezoid Parameter: Parallelogram Display: Rounded rectangle Action: Arrowhead Mode: Oval Sequential transfer: Oval with arrow 													

IDMON: Idle Mode On (3900h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
IDMON	Write	39h	3900h	No Argument								

NOTE: “-“ Don't care

Description	<p>This command is used to enter into Idle mode on. In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G, and B in Frame Memory, 8 color depth data is displayed.</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="font-size: 2em;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>																																			
	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th></th> <th>R₇R₆R₅R₄R₃R₂R₁R₀</th> <th>R₇G₆G₅G₄G₃G₂G₁G₀</th> <th>B₇B₆B₅B₄B₃B₂B₁B₀</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0XXXXXXXX</td> <td>0XXXXXXXX</td> <td>0XXXXXXXX</td> </tr> <tr> <td>Blue</td> <td>0XXXXXXXX</td> <td>0XXXXXXXX</td> <td>1XXXXXXXX</td> </tr> <tr> <td>Red</td> <td>1XXXXXXXX</td> <td>0XXXXXXXX</td> <td>0XXXXXXXX</td> </tr> <tr> <td>Magenta</td> <td>1XXXXXXXX</td> <td>0XXXXXXXX</td> <td>1XXXXXXXX</td> </tr> <tr> <td>Green</td> <td>0XXXXXXXX</td> <td>1XXXXXXXX</td> <td>0XXXXXXXX</td> </tr> <tr> <td>Cyan</td> <td>0XXXXXXXX</td> <td>1XXXXXXXX</td> <td>1XXXXXXXX</td> </tr> <tr> <td>Yellow</td> <td>1XXXXXXXX</td> <td>1XXXXXXXX</td> <td>0XXXXXXXX</td> </tr> <tr> <td>White</td> <td>1XXXXXXXX</td> <td>1XXXXXXXX</td> <td>1XXXXXXXX</td> </tr> </tbody> </table>		R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	R ₇ G ₆ G ₅ G ₄ G ₃ G ₂ G ₁ G ₀	B ₇ B ₆ B ₅ B ₄ B ₃ B ₂ B ₁ B ₀	Black	0XXXXXXXX	0XXXXXXXX	0XXXXXXXX	Blue	0XXXXXXXX	0XXXXXXXX	1XXXXXXXX	Red	1XXXXXXXX	0XXXXXXXX	0XXXXXXXX	Magenta	1XXXXXXXX	0XXXXXXXX	1XXXXXXXX	Green	0XXXXXXXX	1XXXXXXXX	0XXXXXXXX	Cyan	0XXXXXXXX	1XXXXXXXX	1XXXXXXXX	Yellow	1XXXXXXXX	1XXXXXXXX	0XXXXXXXX	White	1XXXXXXXX	1XXXXXXXX
	R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	R ₇ G ₆ G ₅ G ₄ G ₃ G ₂ G ₁ G ₀	B ₇ B ₆ B ₅ B ₄ B ₃ B ₂ B ₁ B ₀																																	
Black	0XXXXXXXX	0XXXXXXXX	0XXXXXXXX																																	
Blue	0XXXXXXXX	0XXXXXXXX	1XXXXXXXX																																	
Red	1XXXXXXXX	0XXXXXXXX	0XXXXXXXX																																	
Magenta	1XXXXXXXX	0XXXXXXXX	1XXXXXXXX																																	
Green	0XXXXXXXX	1XXXXXXXX	0XXXXXXXX																																	
Cyan	0XXXXXXXX	1XXXXXXXX	1XXXXXXXX																																	
Yellow	1XXXXXXXX	1XXXXXXXX	0XXXXXXXX																																	
White	1XXXXXXXX	1XXXXXXXX	1XXXXXXXX																																	
Restriction	This command has no effect when module is already in Idle On mode																																			
Register Availability	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																							
Status	Availability																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																																			
Sleep In	Yes																																			
Default	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode off</td> </tr> <tr> <td>S/W Reset</td> <td>Idle Mode off</td> </tr> <tr> <td>H/W Reset</td> <td>Idle Mode off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Idle Mode off	S/W Reset	Idle Mode off	H/W Reset	Idle Mode off																											
Status	Default Value																																			
Power On Sequence	Idle Mode off																																			
S/W Reset	Idle Mode off																																			
H/W Reset	Idle Mode off																																			









NOVATEK CONFIDENTIAL
NO DISCLOSURE

COLMOD: Interface Pixel Format (3A00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
COLMOD	Write	3Ah	3A00h	00h	VIPF3	VIPF2	VIPF1	VIPF0	IFPF3	IFPF2	IFPF1	IFPF0


NOTE: "-" Don't care

Description	This command is used to define the format of RGB picture data, which is to be transferred via the RGB or MCU interface. The formats are shown in the table:									
	<table border="1"> <thead> <tr> <th>Bit</th> <th>NAME</th> <th>DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td>VIPF[3:0]</td> <td>Pixel Format for RGB Interface</td> <td>"0101" = 16-bit/pixel "0110" = 18-bit/pixel "0111" = 24-bit/pixel The others = not defined</td> </tr> <tr> <td>IFPF[3:0]</td> <td>Not Defined</td> <td>Set to "0" (not used)</td> </tr> </tbody> </table>	Bit	NAME	DESCRIPTION	VIPF[3:0]	Pixel Format for RGB Interface	"0101" = 16-bit/pixel "0110" = 18-bit/pixel "0111" = 24-bit/pixel The others = not defined	IFPF[3:0]	Not Defined	Set to "0" (not used)
Bit	NAME	DESCRIPTION								
VIPF[3:0]	Pixel Format for RGB Interface	"0101" = 16-bit/pixel "0110" = 18-bit/pixel "0111" = 24-bit/pixel The others = not defined								
IFPF[3:0]	Not Defined	Set to "0" (not used)								
Restriction	There is no visible effect until the display data is written to.									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>70h</td> </tr> <tr> <td>S/W Reset</td> <td>70h</td> </tr> <tr> <td>H/W Reset</td> <td>70h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	70h	S/W Reset	70h	H/W Reset	70h
Status	Default Value									
Power On Sequence	70h									
S/W Reset	70h									
H/W Reset	70h									
Flow Chart	<div style="display: flex; align-items: center;"> <div style="flex: 1;"> <pre> graph TD A([24-bit/pixel Mode]) --> B[/COLMOD(3Ah)/] B --> C[/Parameter IFPF[3:0] = "0110"/] C --> D([18-bit/pixel Mode]) </pre> </div> <div style="flex: 1; border: 1px dashed black; padding: 5px;"> <p>Legend</p> <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>									

DSTBON: Deep Standby Mode On (4F00h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
DSTBON	Write	X	4F00h	00h	0	0	0	0	0	0	0	0	DSTB


NOTE: "-" Don't care

Description	<p>This command is used to enter deep standby mode. DSTB="1", enter deep standby mode.</p> <p>Notes:</p> <ol style="list-style-type: none"> Before setting this command, enter Sleep In Mode (1000h) and Display Off (2800h) first. User can not write this register in Sleep-Out and Display-On mode. It can not exit Deep Standby Mode while setting bit DSTB from "1" to "0". To exit Deep Standby Mode, input low pulse more than 3 msec to pin RESX. When Driver IC in Deep Standby Mode, the lane status of DSI must keep to LP-00. 								
Restriction	-								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>DSTB = "0"</td> </tr> <tr> <td>S/W Reset</td> <td>DSTB = "0"</td> </tr> <tr> <td>H/W Reset</td> <td>DSTB = "0"</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	DSTB = "0"	S/W Reset	DSTB = "0"	H/W Reset	DSTB = "0"
Status	Default Value								
Power On Sequence	DSTB = "0"								
S/W Reset	DSTB = "0"								
H/W Reset	DSTB = "0"								
Flow Chart	 <pre> graph TD A([Sleep In and Display Off Mode]) --> B[/DSTBM (4Fh)/] B --> C[/Parameter DSTB = 1/] C --> D([Deep Standby Mode]) </pre> <p>Legend</p> <ul style="list-style-type: none"> Command: Trapezoid Parameter: Parallelogram Display: Rounded rectangle Action: Arrow Mode: Oval Sequential transfer: Oval with arrow 								

WRDISBV: Write Display Brightness (5100h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRDISBV	Write	51h	5100h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0


NOTE: "-" Don't care

Description	This command is used to adjust brightness value. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.	
	DBV[7:0]	Brightness (Ratio)
	00h	0/256
	01h	2/256
	:	:
	FEh	255/256
	FFh	256/256
Restriction	The display supplier cannot use this command for tuning (e.g. factory tuning, etc.).	
Register Availability	Status	Availability
	Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	00h
Flow Chart	 <pre> graph TD A[/WRDISBV(51h)/] --> B[/Parameter DBV[7:0]/] B --> C[/New Brightness Loaded/] </pre> <p>Legend</p> <ul style="list-style-type: none"> Command: [Trapezoid] Parameter: [Parallelogram] Display: [Rounded rectangle] Action: [Arrow] Mode: [Oval] Sequential transfer: [Oval with arrow] 	

RDDISBV: Read Display Brightness (5200h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDISBV	Read	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0

NOTE: "-" Don't care


Description	This command returns brightness value. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.									
Restriction	-									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value									
Power On Sequence	00h									
S/W Reset	00h									
H/W Reset	00h									
Flow Chart	 <p>The flow chart illustrates the process of reading display brightness. It starts with a 'Command' box labeled 'RDDISBV(52h)'. A dashed arrow labeled 'Host Driver' points to a 'Parameter' box labeled 'Send Parameter DBV[7:0]'. A legend on the right defines the symbols used: Command (trapezoid), Parameter (parallelogram), Display (rounded rectangle), Action (diamond), Mode (oval), and Sequential transfer (oval with arrow).</p>									

WRCTRLD: Write CTRL Display (5300h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCTRLD	Write	53h	5300h	00h	0	0	BCTRL	0	DD	BL	0	0

NOTE: "-" Don't care

Description	<p>This command is used to control ambient light, brightness and gamma setting. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to DD bit).</p> <table border="1"> <thead> <tr> <th>BCTRL</th> <th>DESCRIPTION</th> <th>LEDPWM Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Off, DBV[7:0] are 00h.</td> <td>LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)</td> </tr> <tr> <td>1</td> <td>On, DBV[7:0] are active</td> <td>LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)</td> </tr> </tbody> </table>		BCTRL	DESCRIPTION	LEDPWM Pin	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)
	BCTRL	DESCRIPTION	LEDPWM Pin								
	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": keep low (0%, high level is duty) LEDPWPOL="1": keep high (0%, low level is duty)								
	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)								
<p>DD: Display Dimming Control On/Off</p> <table border="1"> <thead> <tr> <th>DD</th> <th>DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Display dimming is off</td> </tr> <tr> <td>1</td> <td>Display dimming is on</td> </tr> </tbody> </table>		DD	DESCRIPTION	0	Display dimming is off	1	Display dimming is on				
DD	DESCRIPTION										
0	Display dimming is off										
1	Display dimming is on										
<p>BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, even if dimming on (DD="1") is selected.</p> <table border="1"> <thead> <tr> <th>BL</th> <th>DESCRIPTION</th> <th>LEDON Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Off</td> <td>LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)</td> </tr> <tr> <td>1</td> <td>On</td> <td>LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)</td> </tr> </tbody> </table>		BL	DESCRIPTION	LEDON Pin	0	Off	LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)	1	On	LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)	
BL	DESCRIPTION	LEDON Pin									
0	Off	LEDONPOL="0": output low (for high active) LEDONPOL="1": output high (for low active)									
1	On	LEDONPOL="0": output high (for high active) LEDONPOL="1": output low (for low active)									
<p>The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", e.g. BCTRL: 0→1 or 1→0. Note: All read and write commands are valid, but there is no effect (except registers can be changed) when write commands are used.</p>											
Restriction	-										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes			
Status	Availability										
Sleep Out	Yes										
Sleep In	Yes										
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h	
Status	Default Value										
Power On Sequence	00h										
S/W Reset	00h										
H/W Reset	00h										




NOVATEK CONFIDENTIAL
NO DISCLOSURE

RDCTRLD: Read CTRL Display Value (5400h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCTRLD	Read	54h	5400h	00h	0	0	BCTRL	0	DD	BL	0	0

NOTE: "-" Don't care

Description	<p>This command returns ambient light, brightness control and gamma setting value. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to DD bit).</p> <table border="1"> <thead> <tr> <th>BCTRL</th> <th>DESCRIPTION</th> <th>LEDPWM Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Off, DBV[7:0] are 00h.</td> <td>LEDPWPOL="0": PWM keep low (for high active) LEDPWPOL="1": PWM keep high (for low active)</td> </tr> <tr> <td>1</td> <td>On, DBV[7:0] are active</td> <td>LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)</td> </tr> </tbody> </table>		BCTRL	DESCRIPTION	LEDPWM Pin	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": PWM keep low (for high active) LEDPWPOL="1": PWM keep high (for low active)	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)
	BCTRL	DESCRIPTION	LEDPWM Pin								
	0	Off, DBV[7:0] are 00h.	LEDPWPOL="0": PWM keep low (for high active) LEDPWPOL="1": PWM keep high (for low active)								
	1	On, DBV[7:0] are active	LEDPWPOL="0": PWM output (high level is duty) LEDPWPOL="1": PWM output (low level is duty)								
<p>DD: Display Dimming Control On/Off</p> <table border="1"> <thead> <tr> <th>DD</th> <th>DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Display dimming is off</td> </tr> <tr> <td>1</td> <td>Display dimming is on</td> </tr> </tbody> </table>		DD	DESCRIPTION	0	Display dimming is off	1	Display dimming is on				
DD	DESCRIPTION										
0	Display dimming is off										
1	Display dimming is on										
<p>BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, even if dimming on (DD="1") is selected.</p> <table border="1"> <thead> <tr> <th>BL</th> <th>DESCRIPTION</th> <th>LEDON Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Off</td> <td>LEDONPOL="0": PWM keep low (for high active) LEDONPOL="1": PWM keep high (for low active)</td> </tr> <tr> <td>1</td> <td>On</td> <td>LEDONPOL="0": PWM output (high level is duty) LEDONPOL="1": PWM output (low level is duty)</td> </tr> </tbody> </table>		BL	DESCRIPTION	LEDON Pin	0	Off	LEDONPOL="0": PWM keep low (for high active) LEDONPOL="1": PWM keep high (for low active)	1	On	LEDONPOL="0": PWM output (high level is duty) LEDONPOL="1": PWM output (low level is duty)	
BL	DESCRIPTION	LEDON Pin									
0	Off	LEDONPOL="0": PWM keep low (for high active) LEDONPOL="1": PWM keep high (for low active)									
1	On	LEDONPOL="0": PWM output (high level is duty) LEDONPOL="1": PWM output (low level is duty)									
<p>The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", e.g. BCTRL: 0→1 or 1→0. <i>Note: All read and write commands are valid, but there is no effect (except registers can be changed) when write commands are used.</i></p>											
Restriction	-										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes			
Status	Availability										
Sleep Out	Yes										
Sleep In	Yes										
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h	
Status	Default Value										
Power On Sequence	00h										
S/W Reset	00h										
H/W Reset	00h										




NOVATEK CONFIDENTIAL
NO DISCLOSURE

WRCABC: Write Content Adaptive Brightness Control (5500h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
WRCABC	Write	55h	5500h	00h	0	0	0	0	0	0	0	C1	C0


NOTE: "-" Don't care

Description	This command is used to On/Off CABBC, which are defined on a table below.										
	C1	C0	Function								
	0	0	Off								
	0	1	CABBC ON								
	1	0	CABBC ON								
1	1	CABBC ON									
Restriction	This register is synchronized with V-sync by internal circuit.										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>			Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability										
Sleep Out	Yes										
Sleep In	Yes										
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>			Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value										
Power On Sequence	00h										
S/W Reset	00h										
H/W Reset	00h										
Flow Chart	 <pre> graph TD A[WRCABC(55h)] --> B[/Parameter: C[1:0]/] B --> C{{New Adaptive Image Mode}} </pre>										

RDCABC: Read Content Adaptive Brightness Control (5600h)

Inst / Para	R/W	Address		Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDCABC	Read	56h	5600h	00h	0	0	0	0	0	0	0	C1	C0


NOTE: "-" Don't care

Description	This command is used to read the settings for image content based adaptive brightness control functionality. The on/off status are defined on a table below.		
	C1	C0	Function
	0	0	Off
	0	1	CABC ON
	1	0	CABC ON
1	1	CABC ON	
Restriction	-		
Register Availability	Status		Availability
	Sleep Out		Yes
	Sleep In		Yes
Default	Status		Default Value
	Power On Sequence		00h
	S/W Reset		00h
	H/W Reset		00h
Flow Chart			

WRCABCMB: Write CABc minimum brightness (5E00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABCMB	Write	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0


NOTE: "-" Don't care

Description	This command is used to set the minimum brightness value of the display for CABc function. In principle relationship is that 00h value means the lowest brightness for CABc and FFh value means the highest brightness for CABc.																			
Restriction	-																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>						Status	Availability	Sleep Out	Yes	Sleep In	Yes								
Status	Availability																			
Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>						Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h						
Status	Default Value																			
Power On Sequence	00h																			
S/W Reset	00h																			
H/W Reset	00h																			
Flow Chart	 <pre> graph TD A[WRCABCMB(5Eh)] --> B[/Parameter CMB[7:0]/] B --> C{{New Display Luminance Value Loaded}} </pre>																			

RDCABCMB: Read CABC minimum brightness (5F00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCABCMB	Read	5Fh	5F00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0


NOTE: "-" Don't care

Description	<p>This command return the minimum brightness value of CABC function In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC. CMB[7:0] is minimum brightness for CABC specified with "WRCABCMB Write CABC minimum brightness (5Eh)" command.</p>									
Restriction	-									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability									
Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value									
Power On Sequence	00h									
S/W Reset	00h									
H/W Reset	00h									
Flow Chart										

RDID1: Read ID1 Value (DA00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDID1	Read	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10


NOTE: "-" Don't care

Description	This read byte identifies the TFT LCD module's manufacture ID.															
Restriction	-															
Register Availability	Status	Availability														
	Sleep Out	Yes														
	Sleep In	Yes														
Default	Status	Default Value														
		After MTP	Before MTP													
	Power On Sequence	MTP Value	00h													
	S/W Reset	MTP Value	00h													
H/W Reset	MTP Value	00h														
Flow Chart																
	<table border="1"> <thead> <tr> <th colspan="2">Legend</th> </tr> </thead> <tbody> <tr> <td></td> <td>Command</td> </tr> <tr> <td></td> <td>Parameter</td> </tr> <tr> <td></td> <td>Display</td> </tr> <tr> <td></td> <td>Action</td> </tr> <tr> <td></td> <td>Mode</td> </tr> <tr> <td></td> <td>Sequential transfer</td> </tr> </tbody> </table>			Legend			Command		Parameter		Display		Action		Mode	
Legend																
	Command															
	Parameter															
	Display															
	Action															
	Mode															
	Sequential transfer															

RDID2: Read ID2 Value (DB00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDID2	Read	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20








NOTE: "-" Don't care

Description	This read byte is used to track the TFT LCD module/driver version. It is changed each time a version is made to the display, material or construction specifications. Parameter Range: ID2 = 80h to FFh																
Restriction	-																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>			Status	Availability	Sleep Out	Yes	Sleep In	Yes								
Status	Availability																
Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>After MTP</th> <th>Before MTP</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP Value</td> <td>80h</td> </tr> <tr> <td>S/W Reset</td> <td>MTP Value</td> <td>80h</td> </tr> <tr> <td>H/W Reset</td> <td>MTP Value</td> <td>80h</td> </tr> </tbody> </table>			Status	Default Value		After MTP	Before MTP	Power On Sequence	MTP Value	80h	S/W Reset	MTP Value	80h	H/W Reset	MTP Value	80h
Status	Default Value																
	After MTP	Before MTP															
Power On Sequence	MTP Value	80h															
S/W Reset	MTP Value	80h															
H/W Reset	MTP Value	80h															
Flow Chart	 <p>The flow chart illustrates the process of reading the ID2 value. A Host Driver sends the RDID2(DBh) command (represented by a trapezoid) to the display. The display then sends back the parameter ID2[7:0] (represented by a parallelogram). A legend on the right defines the symbols used: a trapezoid for Command, a parallelogram for Parameter, a rounded rectangle for Display, a diamond for Action, a rectangle for Mode, and a rounded rectangle with a tail for Sequential transfer.</p>																

RDID3: Read ID3 Value (DC00h)

Inst / Para	R/W	Address		Parameter								
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDID3	Read	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30

NOTE: "-" Don't care

Description	This parameter read byte identifies the TFT LCD module/driver.		
Restriction	-		
Register Availability	Status	Availability	
	Sleep Out	Yes	
	Sleep In	Yes	
Default	Status	Default Value	
		After MTP	Before MTP
	Power On Sequence	MTP Value	00h
	S/W Reset	MTP Value	00h
	H/W Reset	MTP Value	00h
Flow Chart			
	<p>Legend</p> <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer 		

7 SPECIFICATIONS
7.1 Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	VDDA, VDDDB, VDDR, VDDAM	-0.3 ~ +5.5	V
Supply voltage (Logic)	VDDI	- 0.3 ~ +5.5	V
Supply voltage (Digital)	DVDD	-0.3 ~ +2.0	V
Supply voltage (MV)	AVDD-VSS	-0.3 ~ +6.6	V
	AVEE-VSS	+0.3 ~ -6.6	V
Supply voltage (HV)	VGH-VSS	-0.3 ~ +19.5	V
	VGLX-VSS	+0.3 ~ -19.5	
	VGH-VGLX (VGHO-VGLO)	-0.3 ~ +33	
Logic Input voltage range	VIN	- 0.3 ~ VDDI + 0.3	V
Logic Output voltage range	VO	- 0.3 ~ VDDI + 0.3	V
Differential Input Voltage	HSSI_CLK_P/N, HSSI_DATA0_P/N, HSSI_DATA1_P/N	-0.3 ~ +1.8	V
Operating temperature range	TOPR	-40 ~ +85	°C
Storage Temperature range	TSTG	-55 ~ +125	°C

NOTE:

1. VSS means VSSA, VSSR, VSSB, AVSS and VSSAM.
2. If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

7.2 DC Characteristics
7.2.1 Basic Characteristics

Parameter	Symbol	Conditions	Specification			Unit	Related Pins
			MIN	TYP	MAX		
Power & Operation Voltage							
Analog Operating voltage	VDD	Operating Voltage	2.5	2.75	3.3	V	Note 1, 2
Logic Operating voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V	Note 1, 2
Input / Output							
Logic High level input voltage	VIH	VDDI=1.65~3.3V	0.7 VDDI	-	VDDI	V	Note 1, 2, 3
Logic Low level input voltage	VIL	VDDI=1.65~3.3V	VSSI	-	0.3 VDDI	V	Note 1, 2, 3
Logic High level output voltage	VOH	VDDI=1.65~3.3V IOH = -1.0mA	0.8 VDDI	-	VDDI	V	Note 1, 2, 5
Logic Low level output voltage	VOL	VDDI=1.65~3.3V IOL = +1.0mA	VSSI	-	0.2 VDDI	V	Note 1, 2, 5
Logic High level leakage (Except MIPI)	ILIH	Vin=0~VDDI	-	-	1	μA	Note 1, 2, 3
Logic Low level leakage (Except MIPI)	ILIL	Vin=0~VDDI	-1	-	-	μA	Note 1, 2, 3
Logic High level leakage (MIPI)	ILIH	Vin=0~VDDAM	-	-	1	μA	Note 2, 8
Logic Low level leakage (MIPI)	ILIL	Vin=0~VDDAM	-1	-	-	μA	Note 2, 8
DC/DC Converter Operation							
AVDD booster voltage	AVDD	-	4.5	-	6.5	V	Note 2, 7
AVEE booster voltage	AVEE	-	-6.5	-	-4.5	V	Note 2, 7
VGL booster voltage	VCL	-	-2.5	-	-4.0	V	Note 2, 7
VGH booster voltage	VGH	-	AVDD +VDDDB	-	2AVDD -AVEE	V	Note 2, 6
VGLX booster voltage	VGLX	-	AVEE +VCL	-	2AVEE -AVDD	V	Note 2, 6
Voltage difference between VGH and VGLX	VGHL	VGH-VGLX	-	-	30	V	Note 2
Oscillator tolerance	ΔOSC	25 °C	-5	-	5	%	
Source Driver							
Gamma reference voltage	VGMP	-	3.0	-	6.1	V	Note 2
	VGSP	-	0.0	-	3.1	V	Note 2
	VGMPN	-	-6.1	-	-3.0	V	Note 2
	VGSN	-	-3.1	-	0.0	V	Note 2
Output offset voltage	VOFSET	-	-	-	45	mV	Note 4
Output deviation voltage	Vdev	Sout≥4.0V, Sout≥1.0V	-	20	30	mV	Note 4
		1.0V<Sout<4.0V	-	10	15	mV	Fig.7.2.2

- Note 1) $VDDI=1.65$ to $3.3V$, $VDD=2.5$ to $3.3V$, $VSSI=VSS=DVSS=0V$, $Ta=-30$ to $70\text{ }^{\circ}C$ (to $+85\text{ }^{\circ}C$ no damage)
 VDD means $VDDA$, $VDDR$, $Vddb$, $VDDIM$, $VDDAM$ and VSS means $VSSA$, $VSSR$, $VSSB$, $AVSS$, $VSSIM$, $VSSAM$.
 $Vddb$, $VDDA$ and $VDDR$ should be the same input voltage level.
- Note 2) When the measurements are performed with module, measurement points are like below.
- Note 3) $RESX$, SCL , CSX , $D[23:0]$, D/CX , $PCLK$, VS , HS , DE , SDI , $NBWSSEL$, $DSWAP$, $PSWAP$, $LANSEL$, $EXB1T$, $EXB2T$, $VGSW[3:0]$, $IM[3:0]$.
- Note 4) Channel loading= $40pF$ / channel, $Ta=25\text{ }^{\circ}C$.
- Note 5) SDO , ERR , $GPO[3:0]$ and Test pins
- Note 6) $Vddb=2.8V$, $Ta=25\text{ }^{\circ}C$, no load on panel and $Iload=2mA$, $|Output\ Voltage - Target\ Voltage| < 100mV$.
- Note 7) $Vddb=2.8V$, $Ta=25\text{ }^{\circ}C$, no load on panel and $Iload=TBDmA$, power pad serial resistor is smaller than maximum value.
- Note 8) $Vin = 0$ to $VDDAM$, $VDD=2.5$ to $3.3V$, $VDDI=1.65$ to $3.3V$, $VSSAM=VSS=0V$, $Ta=-30$ to $70\text{ }^{\circ}C$ (to $+85\text{ }^{\circ}C$ no damage).




Fig. 7.2.1 Measurement Points for All Characteristics.

- When $Sout \geq 4.0V$, $Sout \leq 1.0V$
 $|(S0, S1, S2, \dots, S1440) - Average(S0, S1, S2, \dots, S1440)| \leq 20mV$
- When $4.0V > Sout > 1.0V$
 $|(S0, S1, S2, \dots, S1440) - Average(S0, S1, S2, \dots, S1440)| \leq 10mV$
- $Sout = V0 \sim V255$
 $|S_{Target} - Average(S0, S1, S2, \dots, S1440)| \leq 45mV$




Fig. 7.2.2 Source output deviation

7.2.2 MIPI Characteristics
7.2.2.1 DC Characteristics for DSI LP Mode

Parameter	Symbol	Conditions	Specification			UNIT
			MIN	TYP	MAX	
Logic high level input voltage	V _{IHLPCD}	LP-CD	450	-	1350	mV
Logic low level input voltage	V _{ILLPCD}	LP-CD	0	-	200	mV
Logic high level input voltage	V _{IHLPRX}	LP-RX (CLK, D0, D1)	880	-	1350	mV
Logic low level input voltage	V _{ILLPRX}	LP-RX (CLK, D0, D1)	0	-	550	mV
Logic low level input voltage	V _{ILLPRXULP}	LP-RX (CLK ULP mode)	0	-	300	mV
Logic high level output voltage	V _{OHLPTX}	LP-TX (D0)	1.1	-	1.3	V
Logic low level output voltage	V _{OLLPTX}	LP-TX (D0)	-50	-	50	mV
Logic high level input current	I _{IH}	LP-CD, LP-RX	-	-	10	μA
Logic low level input current	I _{IL}	LP-CD, LP-RX	-10	-	-	μA
Input pulse rejection	SGD	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	300	Vps

Note 1) V_{DD1}=1.65~3.3V, V_{DD}=2.5 to 3.3V, V_{SSI}=V_{SS}=V_{SSAM}=0V, T_a=-30 to 70 °C (to +85 °C no damage). V_{DD} means V_{DDAM}, V_{DDA}, V_{DDR}, V_{ddb} and V_{SS} means V_{SSAM}, V_{SSA}, V_{SSR}, V_{SSB}, AV_{SS}.

Note 2) DSI high speed is off.

Note 3) Peak interference amplitude max. 200mV and interference frequency min. 450MHz.




Fig. 7.2.3 Spike/Glitch rejection-DSI

7.2.2.2 DC Characteristics for DSI HS Mode

Parameter	Symbol	Conditions	Specification			UNIT
			MIN	TYP	MAX	
Input voltage common mode range	V _{CMCLK} V _{CMDATA}	DSI-CLK+/-, DSI-Dn+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450MHz)	V _{CMRCLKL} V _{CMRDATAL}	DSI-CLK+/-, DSI-Dn+/- (Note 4)	-50	-	50	mV
Input voltage common mode variation (≥ 450MHz)	V _{CMRCLKM} V _{CMRDATAM}	DSI-CLK+/-, DSI-Dn+/-	-	-	100	mV
Low-level differential input voltage threshold	V _{THLCLK} V _{THLDATA}	DSI-CLK+/-, DSI-Dn+/-	-70	-	-	mV
High-level differential input voltage threshold	V _{THHCLK} V _{THHDATA}	DSI-CLK+/-, DSI-Dn+/-	-	-	70	mV
Single-ended input low voltage	V _{ILHS}	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-40	-	-	mV
Single-ended input high voltage	V _{IHHS}	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	460	mV
Differential input termination resistor	R _{TERM}	DSI-CLK+/-, DSI-Dn+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	V _{TERM-EN}	DSI-CLK+/-, DSI-Dn+/-	-	-	450	mV
Termination capacitor	C _{TERM}	DSI-CLK+/-, DSI-Dn+/-	-	-	14	pF

Note 1) V_{DDI}=1.65~3.3V, V_{DD}=2.5 to 3.3V, V_{SSI}=V_{SS}=V_{SSAM}=0V, T_a=-30 to 70 °C (to +85 °C no damage). V_{DD} means V_{DDAM}, V_{DDA}, V_{DDR}, V_{ddb} and V_{SS} means V_{SSAM}, V_{SSA}, V_{SSR}, V_{SSB}, AV_{SS}.

Note 2) Includes 50mV (-50mV to 50mV) ground difference.

Note 3) Without V_{CMRCLKM} / V_{CMRDATAM}.

Note 4) Without 50mV (-50mV to 50mV) ground difference.

Note 5) D_n=D₀ and D₁




Fig. 7.2.4 Differential voltage range, termination resistor and Common mode voltage


7.2.3 Current Consumption in Standby Mode and DSTB Mode

Parameter	Symbol	Conditions	Specification			UNIT
			MIN	TYP	MAX	
Sleep in mode (Note 1)	I total (I _{VPNL} + I _{VDDI})	VDDI=1.8V, VDDA=VDDDB=VDDR=VDDAM=2.8V 864 lines, ta = 30°C	-	TBD	TBD	μA
Deep standby mode (Note 2)	I total (I _{VPNL} + I _{VDDI})	VDDI=1.8V, VDDA=VDDDB=VDDR=VDDAM=2.8V 864 lines, ta = 30 °C	-	TBD	TBD	μA

Note 1) For sleep in mode, MIPI in stop state (LP11). RGB and MCU IF also included in it.

Note 2) All IF included.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

7.3 AC Characteristics
7.3.1 8-bit Serial Interface Characteristics

Fig. 7.3.1 8-bit Serial interface characteristics


(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
SCL	tSCYCW	Serial clock cycle (Write)	100	-	ns	
	tSHW	SCL "H" pulse width (Write)	40	-	ns	
	tSLW	SCL "L" pulse width (Write)	40	-	ns	
	tSCYCR	Serial clock cycle (Read Register)	300	-	ns	
	tSHR	SCL "H" pulse width (Read Register)	140	-	ns	
	tSLR	SCL "L" pulse width (Read Register)	140	-	ns	
SDI (SDO)	tSDS	Data setup time	20	-	ns	
	tSDH	Data hold time	20	-	ns	
	tACC	Access time	-	120	ns	For maximum CL=30pF
	tOH	Output disable time	5	-	ns	For minimum CL=8pF
D/CX	tDCS	D/CX setup time	30	-	ns	
	tDCH	D/CX hold time	30	-	ns	
CSX	tCHW	Chip select "H" pulse width	45	-	ns	
	tCSS	Chip select setup time	20	-	ns	
	tCSH	Chip select hold time	50	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage)

VDD means VDDA, VDDR, Vddb and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

7.3.2 9-bit and 16-bit Serial Interface Characteristics

Fig. 7.3.2 3-pin serial interface characteristics


(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
SCL	t_{SCYW}	Serial clock cycle (Write)	100	-	ns	
	t_{SHW}	SCL "H" pulse width (Write)	40	-	ns	
	t_{SLW}	SCL "L" pulse width (Write)	40	-	ns	
	t_{SCYCR}	Serial clock cycle (Read Register)	300	-	ns	
	t_{SHR}	SCL "H" pulse width (Read Register)	140	-	ns	
	t_{SLR}	SCL "L" pulse width (Read Register)	140	-	ns	
SDI (SDO)	t_{SDS}	Data setup time	20	-	ns	
	t_{SDH}	Data hold time	20	-	ns	
	t_{ACC}	Access time	-	120	ns	
	t_{OH}	Output disable time	5	-	ns	
CSX	t_{CHW}	Chip select "H" pulse width	45	-	ns	
	t_{CSS}	Chip select setup time	20	-	ns	
	t_{CSH}	Chip select hold time	50	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage)

VDD means VDDA, VDDR, Vddb and VSS means VSSA, VSSR, VSSB

 Note 2) The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less.

7.3.3 RGB Interface Characteristics

Fig. 7.3.3 RGB interface characteristics

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
VS	t_{VSYNS}	VS setup time	5	-	-	ns	
	t_{VSYNH}	VS hold time	5	-	-	ns	
HS	t_{HSYNS}	HS setup time	5	-	-	ns	
	t_{SCYCR}	HSYNC hold time	5	-	-	ns	
	t_{HVPD}	HSYNC to VSYNC falling edge	0	-	-	ns	
PCLK	t_{DCYC}	PCLK cycle time	33	-	125	ns	
	t_{DLW}	PCLK "L" pulse width	11	-	-	ns	
	t_{DHW}	PCLK "H" pulse width	11	-	-	ns	
	f_{DFREQ}	PCLK frequency	8	-	30	MHz	
DE	t_{DCSS}	DE setup time	5	-	-	ns	
	t_{DCSH}	DE hold Time	5	-	-	ns	
D0~D23	t_{DDS}	RGB Data setup time	5	-	-	ns	
	t_{DDH}	RGB Data hold time	5	-	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage)

VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

7.3.4 MIPI DSI Timing Characteristics
7.3.4.1 High Speed Mode

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-CLK+/-	2xUI _{INST}	Double UI instantaneous	3.6	-	25	ns	
DSI-CLK+/-	UI _{INSTA} UI _{INSTB}	UI instantaneous halves	2	-	12.5	ns	UI = UI _{INSTA} = UI _{INSTB}
DSI-Dn+/-	t _{DS}	Data to clock setup time	0.15xUI	-	-	ps	
DSI-Dn+/-	t _{DH}	Data to clock hold time	0.15xUI	-	-	ps	
DSI-CLK+/-	t _{DRTCLK}	Differential rise time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	t _{DRTDATA}	Differential rise time for data	150	-	0.3xUI	ps	
DSI-CLK+/-	t _{DFTCLK}	Differential fall time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	t _{DFTDATA}	Differential fall time for data	150	-	0.3xUI	ps	

Note) Dn = D0 and D1.




Fig. 7.3.4 DSI clock channel timing






Fig. 7.3.5 Rising and fall time on clock and data channel

7.3.4.2 Low Power Mode

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	T _{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	-	75	ns	Input
DSI-D0+/-	T _{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	-	75	ns	Output
DSI-D0+/-	T _{TA-SURED}	Time-out before the MPU start driving	T _{LPXD}	-	2xT _{LPXD}	ns	Output
DSI-D0+/-	T _{TA-GETD}	Time to drive LP-00 by display module	5xT _{LPXD}	-	-	ns	Input
DSI-D0+/-	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MPU	4xT _{LPXD}	-	-	ns	Output


Fig. 7.3.6 Bus Turnaround (BAT) from MPU to display module Timing

Fig. 7.3.7 Bus Turnaround (BAT) from display module to MPU Timing

7.3.4.3 DSI Bursts

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing							
DSI-Dn+/-	T _{LPX}	Length of any low power state period	50	-	-	ns	Input
DSI-Dn+/-	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS transmission	40+4xUI	-	85+6xUI	ns	Input
DSI-Dn+/-	T _{HS-TERM-EN}	Time to enable data receiver line termination measured from when Dn crosses V _{ILMAX}	-	-	35+4xUI	ns	Input
High Speed Mode to Low Power Mode Timing							
DSI-Dn+/-	T _{HS-SKIP}	Time-out at display module to ignore transition period of EoT	40	-	55+4xUI	ns	Input
DSI-Dn+/-	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-Dn+/-	T _{HS-TRAIL}	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI	-	-	ns	Input
High Speed Mode to/from Low Power Mode Timing							
DSI-CLK+/-	T _{CLK-POS}	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+128xUI	-	-	ns	Input
DSI-CLK+/-	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	-	ns	Input
DSI-CLK+/-	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-CLK+/-	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	-	95	ns	Input
DSI-CLK+/-	T _{CLK-TERM-EN}	Time-out at clock lane display module to enable HS transmission	-	-	38	ns	Input
DSI-CLK+/-	T _{CLK-PREPARE} + T _{CLK-ZERO}	Minimum lead HS-0 drive period before starting clock	300	-	-	ns	Input
DSI-CLK+/-	T _{CLK-PRE}	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	-	-	ns	Input

Note) Dn = D0 and D1.




Fig. 7.3.8 Data lanes-Low Power Mode to/from High Speed Mode Timing





Fig. 7.3.9 Clock lanes- High Speed Mode to/from Low Power Mode Timing

7.3.5 Reset Input Timing

Fig. 7.3.10 Reset input timing

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
RESX	t _{RESW}	Reset "L" pulse width (Note 1)	10	-	-	µs	
	t _{REST}	Reset complete time (Note 2)	-	-	5	ms	When reset applied during Sleep In Mode
			-	-	120	ms	When reset applied during Sleep Out Mode


Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset Start

Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In–mode) and then return to Default condition for H/W reset.

Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.

Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

8 REFERENCE APPLICATIONS

8.1 Microprocessor Interface

The display, which is using RGB with 4-pin (8-bit) SPI interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.1 Interfacing for RGB with 8-bit SPI by Connecting IM[3:0]="1001"

The display, which is using RGB with 3-pin (9-bit) SPI interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.2 Interfacing for RGB with 9-bit SPI by Connecting IM[3:0]="1010"

Note 1. Connecting D23, D22, D15, D14, D7 and D6 to VSSI when using 18-bit/pixel (VIPF[7:4]="0110").
Connecting D23~D21, D15, D14 and D7~ D5 to VSSI when using 16-bit/pixel (VIPF[7:4]="0101").

The display, which is using RGB with 16-bit SPI interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.3 Interfacing for RGB with 16-bit SPI by Connecting IM[3:0]="X011"

Note 1. Connecting D23, D22, D15, D14, D7 and D6 to VSSI when using 18-bit/pixel (VIPF[7:4]="0110").
Connecting D23~D21, D15, D14 and D7~D5 to VSSI when using 16-bit/pixel (VIPF[7:4]="0101").

Note 2. IM3 is used to select SCL rising or falling edge trigger for 16-bit SPI interface.

The display, which is using MIPI DSI, is connected to the MPU as it is illustrated below.





Fig. 8.1.5 Interfacing for MIPI DSI by Connecting IM[3:0]="0101"

Note1. Connecting HSSI_DATA1_P/N to VSSAM when using 1 data lane application.

8.2 Connections with Panel

NOTES:

1. The scan direction from top to bottom indicated in above figure means the gate control signals in forward direction (CTB = "0").
2. The relationship between Sn output sequence and CRL/CRGB is shown below.

Display Resolution	Sn Output Sequence	Note
480RGB x 1024	CRL="0" and CRGB="0":	All S1 to S1440 are used
480RGB x 864	S1 _(R) →S2 _(G) →S3 _(B) →...→S1438 _(R) →S1439 _(G) →S1440 _(B)	
480RGB x 854	CRL="0" and CRGB="1":	
480RGB x 800	S1 _(B) →S2 _(G) →S3 _(R) →...→S1438 _(B) →S1439 _(G) →S1440 _(R)	
480RGB x 720	CRL="1" and CRGB="0":	
480RGB x 640	S1440 _(B) →S1439 _(G) →S1438 _(R) →...→S3 _(B) →S2 _(G) →S1 _(R)	
480RGB x 360	CRL="1" and CRGB="1":	
480RGB x 320	S1440 _(R) →S1439 _(G) →S1438 _(B) →...→S3 _(R) →S2 _(G) →S1 _(B)	