



One-chip Driver IC with internal GRAM for 16.77M colors HD720/WXGA LTPS TFT LCD with RGB / MIPI Interface

Draft Spec.

Version 0.05 2012/03/30



Index

Index	2
Reversion History	6
1. General Description	7
1.1 Purpose of this Document	7
1.2 General Description	7
2. Features	8
3. Block Diagram	
4. Pin Description	12
4.1 Pins for Power Input	
4.2 Pins for SPI Interface	
4.3 Pins for RGB Interface	
4.4 Pins for MIPI Interface	
4.5 Pins for CABC	15
4.6 Pins for Interface Control	15
4.7 Pins for Logic Function Control	16
4.8 Analog Output for Display Driving	
4.9 LTPS Panel Control Signals	
4.10 Power Supply Pins	18
4.11 Test and Dummy Pins	
4.12 3D-Barrier Control Pins (Option)	
5. Function Descriptions	
5.1 Interfaces (RGB / SPI)	
5.1.1 Serial Interface (8-bit Type SPI)	21
5.2 Display Data Ram (DDRAM)	
5.3 RGB Interface	
5.3.1 General Description	
5.3.2 General Timing Diagram	
5.3.3 RGB Interface Bus Width Set	
5.3.4 RGB Interface Mode Set	
5.3.5 RGB Interface Mode 1 and Mode 2 Timing Chart	30
5.4 Frame Tearing Effect Interface	32
5.4.1 Tearing Effect Line Modes	32
5.4.2 Example 1: MPU write is faster than panel read	34
5.4.3 Example 2: MPU write is slower than panel read.	
5.4.4 FTE Output Position Setting	
5.5 Dynamic Backlight Control Function	37
5.5.1 Content Adaptive Backlight Control (CABC)	39
5.5.2 Display Backlight Dimming Control	40
5.5.3 Brightness Control Lines for Backlight 2012/03/30	2 Version 0.05



5.6 MIPI Interface (Mobile Industry Processing Interface)	46
5.6.1 Display Module Pin Configuration for DSI	47
5.6.2 Display Serial Interface (DSI)	49
5.7 Window Address Function	157
5.8 Reduced Power Consumption Drive Settings	157
5.9 Frame-Frequency Adjustment Function	158
5.10 GAMMA Function	159
5.11 Reset Function	160
5.12 Basic Operation Mode	162
5.13 Power On/Off Sequence	163
5.13.1 Power Supply On/Off setting sequence	164
5.13.2 Power Ramp-up/down SPEC	165
5.14 Instruction Setting Sequence	166
5.14.1 Sleep SET/EXIT Sequences	166
5.15 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE	168
5.15.1 Register Loading Detection	168
5.15.2 Functionality Detection	169
6. Command Descriptions	170
6.1 User Command Set (Command 1)	173
(0000h) NOP: No Operation	176
(0100b) SOFT_RESET: Software Reset	177
(0400h) RDID: Read Display ID	178
(0500h) RDNUMED: Read Number of the Error on DSI	179
(0A00h) GET_POWER_MODE: Read Display Power Mode	180
(0B00h) GET_ADDRESS_MODE: Get the Frame Memory to the Display Panel Read Order	181
(0C00h) GET_PIXEL_MODE: Read Input Pixel Format	182
(0D00h) GET_DISPLAY_MODE: Read the Current Display Mode	183
(0E00h) GET_SIGNAL_MODE: Get Display Module Signaling Mode	184
(0F00h) RDDSDR: Read Display Self-Diagnostic Result	185
(1000h) ENTER_SLEEP_MODE: Enter the Sleep-In Mode	186
(1100h) EXIT_SLEEP_MODE: Exit the Sleep-In Mode	187
(1200h) ENTER_PARTIAL_MODE: Partial Display Mode On	188
(1300h) ENTER_NORMAL_MODE: Normal Display Mode On	189
(2000h) EXIT_INVERT_MODE: Display Inversion Off	190
(2100h) ENTER_INVERT_MODE: Display Inversion On	191
(2200h) ALLPOFF: All Pixel Off	192
(2300h) ALLPON: All Pixel On	193
(2600h) GMASET: Gamma Curves Selection	194
(2800h) SET_DISPLAY_OFF: Display Off	195
(2900h) SET_DISPLAY_ON: Display On	196
(2A00h ~ 2A03h) SET_HORIZONTAL_ADDRESS: Set the Column Address	
2012/03/30 3 Versio	n 0.05



	(2B00h ~ 2B03h) SET_VERTICAL_ADDRESS: Set Page Address	199
	(2C00h) WRITE_MEMORY_START: Memory Write Start Command	201
	(2E00h) READ_MEMORY_START: Memory Read Start Command	202
	(3000h ~ 3003h) SET_PARTIAL_AREA: Defines the Partial Display Area	204
	(3400h) SET_TEAR_OFF: Tearing Effect Line OFF	207
	(3500h) SET_TEAR_ON: Tearing Effect Line ON	208
	(3600h) SET_ADDRESS_MODE: Memory Data Access Control	210
	(3800h) EXIT_IDLE_MODE: Idle Mode Off	213
	(3900h) ENTER_IDLE_MODE: Idle Mode On	214
	(3A00h) SET_PIXEL_FORMAT: Set the Interface Pixel Format	216
	(3B00h ~ 3B04h) RGBCTRL: RGB Interface/MIPI-Video-Mode Signal Control	217
	(3C00h) RAMWRC: Memory Write Continuously	221
	(3E00h) RAMRDC: RAM Read Continuously	222
	(4400h ~ 4401h) SET_TEAR_SCANLINE: Set Tear Line	223
	(4500h ~ 4501h) RDSCL: Read Scan Line	225
	(4F00h) ENTER_DSTB_MODE: Enter the Deep Standby Mode	226
	(5100h) WRDISBV: Write Display Brightness	227
	(5200h) RDDISBV: Read Display Brightness	228
	(5300h) WRCTRLD; Write CTRL Display	229
η.	(5400h) RDCTRLD: Read CTRL Display	230
LA	(5500h) WRPWRSAVE: Write Power Save	231
11/2	(5600h) RDPWRSAVE: Read Power Save	233
	(5E00h) WRCABCMB; Write CABC Minimum Brightness	235
	(5F00h) RDCABCMB: Read CABC Minimum Brightness	236
	(A100h ~ A106h) RDDDBS: Read DDB Start	237
	(A800h ~ A806h) RDDDBC: Read DDB Continue	239
	(AA00h) RDFCS: Read First Checksum	241
	(AB00h) MIPI Error Report	242
	(AC00h) DCS long write payload counter	243
	(AE00h) STB EDGE POSITION	244
	(AF00h) RDCCS: Read Continue Checksum	246
	(B000h~B100H) VS_DLY_OPTION (Option Function)	247
	(BA00h) SET_MIPI_LANE	248
	(BC00h) 3D-Barrier Ctrl: (Option Function)	249
	(C200h) SETDSIMODE : Set Display Mode	251
	(DA00h) RDID1: Read ID1	252
	(DB00h) RDID2: Read ID2	253
	(DC00h) RDID3: Read ID3	254
	(F400h) Novatek ID: Read Novatek ID.	255
	(FB00h) RELOAD CMD1	256
204.0/0	(FE00h) RD_CMDSTATUS: Read the Current Register Set	
2012/0	3/30 4	Version 0.05



(FF00h) CMD Page Select	
7. Electrical Characteristics	
7.1 ABSOLUTE MAXIMUM RATINGS	
7.2 DC CHARACTERISTICS	
7.2.1 Basic Characteristics	
7.2.2 Current Consumption	
7.2.3 MIPI DC Characteristics	
7.3 AC CHARACTERISTICS	
7.3.1 Serial Interface Timing Characteristics	
7.3.2 MIPI Interface Characteristics	266
7.3.3 RGB Interface Characteristics	275
7.3.4 Reset Timing Characteristics	



Reversion History

Version	Contents	Prepared by	Checked by	Approved by	Date
0.00	Initial Version	Angus	Charley		2011/08/09
0.01	 Remove "En_3D_VDC1" bit and add setting restriction for bit "EN_3D" (Page 250) Modify RGB Pin description (Page 13) Add VDC1 Initial State (Page 161) Modify Reset Timing Characteristic (Page 277) Add HBP/HFP restriction of RGB I/F (Page 220) Modify MIPI AC SPEC (Page 270) Add MIPI AC parameter (Page 146) Add LEDPWM / FTE Tr/Tf characteristic (Page 34,46) Add Power On/Off setting sequence (Page 165) Add Power Ramp up/down SPEC (Page 166) 	Angus	Charley		2011/09/02
0.02	 Modify "RGB" bit description (Page 211) Remove ICM figure of RGB I/F Add restriction of Reg. A800h for SPI-8 I/F (Page 239) Modify description of Source output range (Page 10) Modify partial update (2Ah/2Bh) restriction in 3D mode (Page 198/200) Add general I/O leakage current spec (Page 262) Modify MIPI TLPX of slave side range (Page 268) Add description of MIPI porch setting (Page 218) Add Power Ramp Up/Down SPEC (Page 165) Add S/W reset status of Register 3Ah (Page 216/220) Modify AVDD/AVEE range (Page 16) Remove RGB note (Page 27) Add TE mode C description (Page 32) Typo modification (Page 197/199/201/202/221/175/210/214/219 /229/245/247/249/258/173/174/175) 	Angus	Charley		2011/12/12
0.03	Add recommendation of charge pump ratio (Page 262) Updated current consumption SPEC (Page 263)	Angus	Charley		2012/01/10
0.04	Add LEDPWM frequency drift tolerance (Page 262) Separate current consumption source (Page 263) Modify typo (Page 13)	Angus	Charley	_	2012/01/31
0.05	1. Remove IM[2:0]=111 (Page 15/20) 2. Modify LP-11 timing (Page 270~274)	Aaron	Charley		2012/03/30



1. General Description

1.1 Purpose of this Document

This document has been created to provide complete reference specifications for the NT35590. IC designers, testing engineers and application engineers should refer to these specifications for circuits design, quality/performance control, and IC applications for customer.

1.2 General Description

The NT35590 device is a single-chip solution for LTPS TFT LCD that incorporates gate drivers and is capable of 800RGB x 1280 (Portrait), 768RGB x 1280 (Portrait), 720RGB x 1280 (Portrait). It includes a 1,536,000 bytes internal memory (Half-RAM Architecture), a timing controller with glass interface level-shifters, a VCOM driver and a glass power supply circuit.

The NT35590 supports MIPI Interface, 24 bits RGB interface, and serial peripheral interfaces (Lossi SPI). The specified window area can be updated selectively, so that moving pictures can be displayed simultaneously independent of the still picture area.

The NT35590 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities. The IC possesses internal GRAM that stores half of 800-RGB x 1280-dot 16.77M-color image, as well as internal boosters that generate the LCD driving voltage, breeder resistance and voltage follower circuit for the LCD driver. A deep standby mode is also supported for lower power consumption.

The NT35590 also supports CABC function for the backlight control. It's able to reduce the total power consumption of display module significantly.

This LSI is suitable for small or medium-sized portable mobile solutions requiring long-term driving capabilities, including bi-directional pagers, digital audio players, cellular phones and handheld PDA.



2. Features

- Single-chip WXGA/HD720 LTPS Controller / Driver.
- Display Resolution
 - 800RGB x 1280 (1:3 Multiplexer for source driver, Source output from S1 to S800)
 - 768RGB x 1280 (1:3 Multiplexer for source driver, Source output from S1 to S384 and S417 to S800)
 - 720RGB x 1280 (1:3 Multiplexer for source driver, Source output from S1 to S360 and S441 to S800)
- Display Data Memory: 1,536,000 bytes (12,288,000 bits)

Display Modes

■ Full Color Mode: 16.77M-colors

■ Reduced Color Mode: 262K-colors

Reduced Color Mode: 65K-colors

■ Idle Mode: 8-colors

■ Supported Normal Display Mode and Partial Display Mode

Interface

- 8-bit (LoSSI) Serial Peripheral Interface (SPI)
- 16bit, 18-bit, 24-bit RGB interface
- MIPI DSI Interface (D-PHY: V1.00.00 , DSI:1.01.00, DCS:1.01.00)

MIPI I/F Supported 2 or 3 or 4 data lanes (Lane number is selected by register BAh of CMD1 in MIPI LP mode, or the register can be programmed by MTP)

Display Features

- Conditional window address functions for specifying a rectangular area on the internal RAM to write data
- Individual gamma correction setting for RGB dots
- Deep Standby function



On Chip Function

- DC/DC converter
- VCOM voltage generator
- Supports control signals (CGOUT_R1~R27, CGOUT_L1~L27) to gate driver in the LCD panel
- Provide OTP (1 time) to store related Power, LTPS setting, and gamma setting
- Provide MTP (3 times) to store VCOM, ID1, ID2, ID3 and DDB calibration
- Oscillator for display clock generation
- On module checksum checking
- GRAM Data Compression/De-compression Function
- 3D-Barrier Control Function (Option)
- Image Enhancement Technology

• Content Adaptive Backlight Control (CABC) Function

- Histogram analysis & data process
- Moving picture auto-detect mode.
- Dimming control
- Two-level PWM control line (LEDPWM) for the display backlight control
- Only supported in full display mode

Supply Voltage Range

- Analog supply voltage range VCI to AVSS: 2.5V to 4.8V
- I/O supply voltage range for VDDI to VSS: 1.65V to 3.6V
- MIPI DSI supply voltage range for VDDAM to VSS: 1.7V to 4.8V (VDDAM can connect to VDDI or VCI)

2012/03/30 9 Version 0.05



Output Voltage Level

- Source output voltage level: GVDDP (2.2V ~ 5.25V) ~ 0.2V, GVDDN (-2.2V ~ -5.25V) ~ -0.2V
- Positive gate driver output voltage level: VGH-VSS = VCI+AVDD, 2 x AVDD, 2 x AVDD VCL

$$VGHO = +6V \sim +11V$$

■ Negative gate driver output voltage level: VGL-AVSS = VCL - AVDD, 2 x VCL - AVDD

$$VGLO^{(Option)} = -4V \sim -7.1V$$


- Common electrode output voltage level: VCOMDC3 = -2V to +1V
- 3D-Barrier output voltage level for panel: VDC1 (Option) = +3V ~ +5.5V



2012/03/30 10 Version 0.05



3. Block Diagram





4. Pin Description

4.1 Pins for Power Input

Symbol	Pad Type	Description			
VCI	Power Supply	- Power supply to the liquid crystal power supply analog circuit. Connect VCI to an external power supply (VCI = 2.5V to 4.8V).			
VCI_DET	Power Supply	- Please connect to VCI.			
VDDI	Power Supply	- Power supply to the I/O VDDI = 1.65V to 3.6V			
VDDAM	Power Supply	- Power supply for MIPI interface VDDAM = 1.7V ~ 4.8V			
vss	Power Ground	- Ground for digital logic. VSS = 0V			
AVSS AVSS_DC	Power Ground	 Ground for the analog unit (regulator, liquid crystal power supply circuit). AVSS = 0V. In case of COG, connect AVSS to VSS on the FPC to prevent noise. 			
cvss	Power Ground	- Ground for the charge pump. CVSS = 0V In case of COG, connect CVSS to VSS on the FPC to prevent noise.			
VG_HSSI	Power Ground	- Ground for the High Speed Interface regulator. VG_HSSI= 0V. - In case of COG, connect VG_HSSI to VSS on the FPC to prevent noise.			
MTP_PWR	Power Input	- Input power for MTP programming. - The input power range: 7.5V +/- 0.1V -When not under programming, MTP_PWR pin can be floating or tied to ground.			



4.2 Pins for SPI Interface

Symbol	Pad Type	Description
csx	Digital Input (VDDI – VSS)	- Chip select input pin of NT35590. CSX = "0" (VSS): Selected (accessible) CSX = "1" (VDDI): Unselected (not accessible) - If not used, please pull it to VDDI.
WRX_SCL	Digital Input (VDDI – VSS)	- WRX: For Novatek engineering mode used SCL: A synchronous clock signal in serial interface operation If not used, please pull it to VDDI.
SDI	Digital Input (VDDI – VSS)	- SDI: Serial data input pin (SDI) in serial interface operation If not used, please pull it to VSS.
SDO	Digital Output (VDDI – VSS)	 Serial data output pin (SDO) in serial interface operation. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together. If not used, please let it floating.

4.3 Pins for RGB Interface

Symbol	Pad Type	Description				
	Digital Input	- Data enable signal in RGB I/F mode.				
DE	(VDDI – VSS)	- If not used, please pull it to VSS.				
PCLK	Digital Input	- Pixel clock signal in RGB I/F mode				
PCLK	(VDDI – VSS)	if not used, please pull it to VSS.				
HS	Digital Input	- Horizontal sync. signal in RGB I/F mode				
(VDDI – VSS)		- If not used, please pull it to VSS.				
VS	Digital Input	- Vertical sync. signal in RGB I/F mode.				
VS	(VDDI – VSS)	- If not used, please pull it to VSS.				
D0 D22	Digital I/O	- 24-bit data bus for RGB I/F mode or Novatek test output mode.				
D0~D23	(VDDI – VSS)	- If not used, please let these pins floating.				



4.4 Pins for MIPI Interface

Symbol	Pad Type	Description
		- DSI_CLK positive/ negative in MIPI interface.
		- HSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the -
HSSI_CLK_P/N	MIPI	COG resistance is less than 10 ohm.
HSSI_CLK_F/N	Input	- For MIPI I/F, if deep standby mode is used, please pull HSSI_CLK_P/N to VSS after issuing deep
		standby command
		- If not used, please pull it to VSS.
		- MIPI positive/negative data signal line.
		- HSSI_D0_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the
HSSI_D0_P/N	MIPI	COG resistance is less than 10 ohm.
11001_00_1714	I/O	- For MIPI I/F, if deep standby mode is used, please pull HSSI_D0_P/N to VSS after issuing deep
		standby command
		- If not used, please pull it to VSS.
		- MIPI positive/ negative data signal line.
		- HSSI_D1_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the
HSSI_D1_P/N	MIPI	COG resistance is less than 10 ohm.
	Input	- For MIPI I/F, if deep standby mode is used, please pull HSSI_D1_P/N to VSS after issuing deep
		standby command
	26	- If not used, please pull it to VSS.
	M/a	- MIPI positive negative data signal line.
		- HSSI_D2_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the
HSSI_D2_P/N	MIPI	COG resistance is less than 10 ohm. - For MIPI I/F, if deep standby mode is used, please pull HSSI_D2_P/N to VSS after issuing deep
	Input	standby command
		- If not used, please pull it to VSS.
		· ·
		- MIPI positive/ negative data signal line. - HSSI_D3_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the
	MIPI	COG resistance is less than 10 ohm.
HSSI_D3_P/N	Input	- For MIPI I/F, if deep standby mode is used, please pull HSSI_D3_P/N to VSS after issuing deep
	input	standby command
		- If not used, please pull it to VSS.
		ii not dood, piodoo puii it to 100.

2012/03/30 14 Version 0.05



4.5 Pins for CABC

Symbol	Pad Type	Description
LEDPWM	Digital Output (VDDI - VSS)	 This pin is used to connect to the external LED driver of panel backlight control. PWM type control signal for determining brightness of the LED backlight. The duty width of this LEDPWM signal is set by an 8-bit value to determine the duty from 0% (Low) and 100% (High). If not used, please open this pin.

4.6 Pins for Interface Control

4.6 Pins for	4.6 Pins for Interface Control																										
Symbol	Pad Type					[Description																				
		Se	elects	the i	nterfa	ce to MPU (VDDI -VSS amplito	ude signal).																				
			IM2	IM1	IMO	Interface Selection	Data Pins	Available Colors																			
	Digital Input	Digital Input	7	0	0	0	Reserved	Reserved	Reserved																		
			Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	Digital Input	~ 5F/	~ 5P/				0	0	1	Reserved	Reserved	Reserved
																		0	1	0	Reserved	Reserved	Reserved				
IM2 - 0	(VDDI – VSS)		0	1	1	Reserved	Reserved	Reserved																			
	M		((1	0	0	RGB + SPI (8-bit Type SPI) (SCL Rising Edge trigger)	D23-0 SDI/SDO	65k, 262k, 16.77M																		
			1 0 1 RGB + SPI (8-bit Type SPI) (SCL Falling Edge trigger)	D23-0 SDI/SDO	65k, 262k, 16.77M																						
			1	1	0	MIPI	HSSI_CLK_P/N, HSSI_D0_P/N, HSSI_D1_P/N HSSI_D2_P/N, HSSI_D3_P/N	65k, 262k, 16.77M																			



4.7 Pins for Logic Function Control

Symbol	Pad Type	Description
RESX	Digital Input	This signal will reset the device and must be applied to properly initialize the chip. Signal is active Low. There is no internal pull high resistor for this pin.
FTE	Digital Output (VDDI – VSS)	- Frame head pulse signal. Utilize this signal when synchronizing RAM data write operations. - The output voltage level of FTE pin is determined by VDDI. - If not used, please let this pin floating.
FTE1	Digital Output (VDDI – VSS)	This signal is used for noise sensing of TP (Generating a pulse output per scan line from NT35590). The output voltage level of FTE1 pin is determined by VDDI. If not used, please let this pin floating.
BOOSTM[1:0]	Digital Input	BOOSTM[1:0] AVDD AVEE EXTSDB_P EXTSDB_N 00 Internal CP Internal CP Low Low 01 External AVDD Internal CP High (when SLPOUT) 10 External AVDD External AVEE (when SLPOUT) 11 Reserved Reserved Reserved Reserved For example, if BOOSTM[1:0]=01, the EXTSDB_P and EXTSDB_N pins will go high in the SLP-OUT sequence and go low in SLP-IN sequence. Once the EXTSDB_P and EXTSDB_N pins both turn high (VDDI level), these two pins will enable the external booster circuits or LDO to supply 5.7V~ 6V to AVDD and -5.7V~ -6V to AVEE.
EXTSDB_P	Output (VDDI-GND)	- This pin is used to enable or disable external positive power. - If not used, please let this pin open.
EXTSDB_N	Output (VDDI-GND)	- This pin is used to enable or disable external negative power. - If not used, please let this pin open.



4.8 Analog Output for Display Driving

Symbol	Pad Type		Description	
VCOMDC3	Analog Output	- VCOMDC3 signal output.		
VGHO_R/L	Analog Output	- VGHO voltage output for pane	l use	
VGLO_R/L	Analog Output	- VGLO voltage output for pane	Luse	
S1 to S800	Analog Output	GM[1:0] 00 01 10 11	Panel Type 800x1280 768x1280 720x1280 Reserved	Source Channel \$1 ~ \$800 \$1 ~ \$384, \$417 ~ \$800 \$1 ~ \$360, \$441 ~ \$800 Reserved
		Note: GM[1:0] is set by Reg.	00h of CMD2 Page 0.	

4.9 LTPS Panel Control Signals

Symbol	Pad Type	Description							
CGOUT_R1~R27	Digital Output	- These pins are used for LTPS control signal.							
CGOUT_L1~L27	(VGHO - VGLO)	- Please let non-used pins floating.							



4.10 Power Supply Pins

Symbol	Pad Type	Description
VDD	LDO output	- Power supply to the internal logic regulator circuit.
AVDD	Charge Pump Output or Power input	 Output Voltage from the step-up circuit External Power input for Source driver. AVDD = 1.5xVCI, 2xVCI, 2.5xVCI, or 3xVCI Please refer to BOOSTM [1:0] for power mode selection.
C11P/C11M C12P/C12M C13P/C13M C14P/C14M C15P/C15M C16P/C16M C17P/C17M C18P/C18M	Analog Output	- Capacitor connection pins for the step-up circuit which generate AVDD If not used, please let these pins floating.
AVEE	Charge Pump Output or Power input	 Output Voltage from the step-up circuit External Power input for Source driver. AVEE = -1.5xVCI, -2xVCI, -2.5xVCI, or -3xVCI Please refer to BOOSTM[1:0] for power mode selection.
C31P/C31M C32P/C32M	Analog Output	- Capacitor connection pins for the step-up circuit which generate AVEE If not used, please let these pins floating.
VCE	Charge Pump Output Analog Output	- Output voltage from the step-up circuit. VCL = -1 x VCl1
C41P/C41M C42P/C42M	Analog Output	- Capacitor connection pins for the step-up circuit which generate VCL. - If not used, please let these pins floating.
VGH	Charge Pump Output	- Output voltage from the step-up circuit, generate from AVDD, VCI and VCL.
VGL	Charge Pump Output	- Output voltage from the step-up circuit, generated from AVDD and VCL.
C21P/C21M C22P/C22M C23P/C23M C24P/C24M	Analog Output	- Capacitor connection pins for the step-up circuit which generate VGH and VGL. - If not used, please let these pins open.
VGHO	Analog Output	Positive LDO output for LTPS power generator.Connect a capacitor to stabilize output voltage.
VGLO (Option)	Analog Output	- Negative LDO output for LTPS power generator. - Connect a capacitor to stabilize output voltage.
VCI1	LDO Output	 DC power supply to analog circuit, and VCI1 = 2.5V ~ 3.05V. Connect a capacitor to stabilize output voltage.
GVDDP	LDO Output	- Voltage level generated from VREF. Positive LDO output for gray scale voltage generator. - Connect a capacitor to stabilize output voltage.
GVDDN	LDO Output	- Voltage level generated from VREF. Negative LDO output for gray scale voltage generator. - Connect a capacitor to stabilize output voltage.
VREF	LDO Output	- Reference voltage output from the internal reference voltage generating circuit.
VP_HSSI	LDO Output	- Internal logic regulator output for MIPI high speed interface usage. - Connect a capacitor for stabilization.

2012/03/30 18 Version 0.05



4.11 Test and Dummy Pins

Symbol	Pad Type	Description
COGTEST [1-2]		
COGTEST [3-4]	Output	- COG bumping test pin of driver IC. Each pair of COGTEST pin is internal short.
COGTEST [5-6]		
Dummy	-	- These pins are dummy (possess no function inside), and are not accessible to user Please open these test pins.
FRM	Input	- This pin is used for Novatek engineering mode Please tie this pin to VSS.
DCX	Input	- This pin is used for Novatek engineering mode Please tie this pin to VDDI.
RDX	Input	This pin is used for Novatek engineering mode. Please tie this pin to VDDI.

4.12 3D-Barrier Control Pins (Option)

Symbol	Pad Type	Description
VDC1	Analog Output	- For 3D-barrier panel use. Please connect a capacitor to stabilize output voltage If not used, please let this pin open.
TOP COM	Output	- 3D barrier control signal.
TOT GOM	(VDC1 – GND)	- If not used, please let this pin open.
TOP_PATEN	Output	- 3D barrier control signal.
OF_FATEN	(VDC1 - GND)	- If not used, please let this pin open.
вотм сом	Output	- 3D barrier control signal.
BOTW_COM	(VDC1 – GND)	- If not used, please let this pin open.
BOTM_PATEN	Output	- 3D barrier control signal.
BOTW_PATEN	(VDC1 – GND)	- If not used, please let this pin open.



5. Function Descriptions

5.1 Interfaces (RGB / SPI)

The NT35590 provides SPI interfaces (8-bit) and RGB interface. The interface can be determined by IM2 ~ IM0 pins (see the below table).

User can read / write the registers or RAM via MIPI interface. SPI Interface (8-bit) only supports register read/write access.

IM2	IM1	IMO	System Interface	Data Pins	Available Colors
0	0	0	Reserved	Reserved	Reserved
0	0	1	Reserved	Reserved	Reserved
0	1	0	Reserved	Reserved	Reserved
0	1	1	Reserved	Reserved	Reserved
1	0	0	RGB + SPI Interface (8-bit Type) (SCL Rising Edge Trigger)	D[23 : 0] for RGB SDI and SDO for SPI	65k, 262k, 16.7M
1	0	1	RGB + SPI Interface (8-bit Type) (SCL Falling Edge Trigger)	D[23 : 0] for RGB SDI and SDO for SPI	65k, 262k, 16.7M
1	1	0	MIPI Interface	HSSI_CLK_P/N, HSSI_D0_P/N, HSSI_D1_P/N HSSI_D2_P/N, HSSI_D3_P/N	65k, 262k, 16.7M

Table 5.1.1 Interface Selection of NT35590



5.1.1 Serial Interface (8-bit Type SPI)


The NT35590 provides 8-bit type, 3-wires SPI, it's also called "LoSSI". LoSSI supports 8-bit address with 8-bit type parameter(s).

Serial data must be input to SDA in the sequence D/CX, D7 to D0. The external host reads the data at the rising / falling edge of SCL signal. The first bit of serial data D/CX is data/command flag. When D/CX = "1", D7 to D0 bits are display RAM data or command parameters. When D/CX = "0" D7 to D0 bits are commands.

SCL is not a continuous clock and it can be stopped by the host CPU when SCL is low or high after a rising / falling edge of SCL for D0 in the writing mode. SCL and SDA can be high or low when there is a falling or rising edge of the CSX.

5.1.1.1 Command Write for LoSSI (8-bit Type SPI)

The host CPU drives the CSX pin low and starts by setting the D/CX-bit on SDA. The bit is read by the display on the first rising edge of SCL. On the next falling edge of SCL the MSB data bit (D7) is set on SDA by the CPU. On the next falling edge of SCL the next bit (D6) is set on SDA. This continues until all 8 Data bits have been transmitted as shown in below diagram.






5.1.1.2 Read Functions for LoSSI (8-bit Type SPI)

8-bit Reading Function Without Including Dummy Clock Cycle


Reading Commands R05h, R0Ah, R0Bh, R0Ch, R0Dh, R0Eh, R0Fh, RDAh, RDBh, RDCh.



Note: ID Data length is 8-bits.

24-bit Reading Function With Including Dummy Clock Cycle

Reading Command R04h.




Note: ID Data length is 24-bits.




5.1.1.3 Display Module Data Transfer Recovery for LoSSI (8-bit Type SPI)


If there is a break in data transmission while transferring command, Frame Memory Data or Multiple Parameter command Data, before a whole byte has been completed, then the Display Module will have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example:



If a 1 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than retransmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown:



2. Between Frames:




Note: Break can be e.g. another command or noise pulse



5.1.1.4 Display Module Data Transfer Pause for LoSSI (8-bit Type SPI)

It will be possible when transferring Frame Memory Data, Command or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of Frame Memory Data, Command or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data, Command or Parameter Data Transmission from the point where it was paused as shown below:



There are 4 cases where there is possible to see this kind of pause:

- (1) Command Pause Command
- (2) Command Pause Parameter
- (3) Parameter Pause Command
- (4) Parameter Pause Parameter



5.1.1.5 Display Module Data Transfer Modes for LoSSI (8-bit Type SPI)

In NT35590, the LoSSi SPI don't support read/write access of Display RAM.



2012/03/30 25 Version 0.05



5.2 Display Data Ram (DDRAM)

The NT35590 has an integrated static RAM that can store half of 800x1280x24-bit image after data compression and can display full of 800x1280x24-bit image after data de-compression. The NT35590 uses data compression/de-compression technology to save chip size with high PSNR. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.




Figure 5.2.1 Display Data RAM Architecture



5.3 RGB Interface

5.3.1 General Description

The module uses16-, 18- and 24-bit parallel RGB interface which includes: VS, HS, DE, PCLK, D[23:0]. 16-bit parallel RGB interface only support 65k color depth (CMD1 R3Ah = 50h), 18-bit parallel RGB interface only support 262k color depth (CMD1 R3Ah = 60h) and 24-bit parallel RGB interface only support 16.77M color depth (CMD1 R3Ah = 70h). Beside these setting, other mode is setting inhibit. Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, DE and D[23:0] states when there is a rising edge of the PCLK. The PCLK cannot be used as continues internal clock for other functions of the display module e.g. sleep in mode etc. Vertical synchronization (VS) is used to show when there is received a new frame of the display. This is negative ('0', low) active and its state is read to the display module by a rising edge of he PCLK signal. Horizontal synchronization (HS) is used to show when there is received a new line of the frame. This is negative ('0', low) active and its state is read to the display module by a rising edge of the PCLK signal. Data Enable (DE) is used to show when there is received RGB information that should be transferred on the display. This is a positive ('1', high) active and its state is read to the display module by a rising edge of the PCLK signal. D[23:0] are used to show what is the information of the image that is transferred on the display (When DE='1' and there is a rising edge of PCLK). D[23:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the PCLK signal. The PCLK cycle is described in the following figure.




Figure 5.3.1 PCLK cycle

The below table shows how to select RGB interface by setting IM[2:0] pins, and the color depth can be chosen by setting CMD1 register 3Ah via SPI interface.

IM2	IM1	IMO	Interface Selection	Data Pins	Available Colors
1	0	0	RGB + SPI (8-bit Type SPI) (SCL Rising Edge trigger)	D23-0 SDI/SDO	65k, 262k, 16.77M
1	0	1	RGB + SPI (8-bit Type SPI) (SCL Falling Edge trigger)	D23-0 SDI/SDO	65k, 262k, 16.77M

2012/03/30 27 Version 0.05



5.3.2 General Timing Diagram

In normal operation, host processor should continuously provide complete frames of image data at a sufficient frame rate to avoid flicker or other visible artifacts. The display image, or frame, is comprised of a rectangular array of pixels. The frame is transmitted from the host processor to a display module as a sequence of pixels. With each horizontal line of the image data sent as a group of consecutive pixels.

Vsync indicated the beginning of each frame of the displayed image.

Hsync signals the beginning of each horizontal line of pixels.

Each pixel value (16-, 18-, or 24-bit data) is transferred from the host processor to the display module during one pixel period. The rising edge of PCLK is used by the display module to capture pixel data. Since PCLK runs continuously, control signal DE is required to indicate when valid pixel data is being transmitted on the pixel data signals.




Figure 5.3.2 General Timing Diagram of RGB Interface

2012/03/30 28 Version 0.05



5.3.3 RGB Interface Bus Width Set

Table specifies the mapping of data bits, as components of primary pixel color value R, G, and B, to signal lines at the interface.

Table 5.3.1 RGB Interface Bus Width for 16-bit Interface

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	3A00h
x	x	x	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	х	x	x	B4	В3	B2	В1	В0	50h (16-bits data)

Table 5.3.2 RGB Interface Bus Width for 18-bit Interface

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	3A00h
x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	х	B5	B4	В3	B2	B1	ВО	60h (18-bits data)

Table 5.3.3 RGB Interface Bus Width for 24-bit Interface

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	3A00h
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	В6	B5	B4	ВЗ	B2	B1	B0	70h (24-bits data)

Notes 1: R0 is the LSB for the red component; G0 is the LSB for the green component, etc.

Notes 2: For 16-bit pixels, R primary color MSB is R4, G primary color MSB is G5 and B primary color MSB is B4.

Notes 3. For 18-bit pixels, R primary color MSB is R5, G primary color MSB is G5 and B primary color MSB is B5.

Notes 4. For 24-bit pixels, R primary color MSB is R7, G primary color MSB is G7 and B primary color MSB is B7

5.3.4 RGB Interface Mode Set

RGB I/F Mode	PCLK	DE	D23-D0	00 VS HS		Register VBP[5:0], HBP[5:0], VFP[5:0], HFP[5:0]
RGB Mode 1	Used	Used	Used Used		Used	Not used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D23 to D0), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to NT35590.

In RGB Mode 2, back porch of Vsync is defined by VBP[5:0] of RGBPRCTR command. And back porch of Hsync is defined by HBP[5:0] of RGBPRCTR command. Front porch of Vsync is defined by VFP[5:0] of RGBPRCTR command. And front porch of Hsync is defined by HFP[5:0] of RGBPRCTR command.

2012/03/30 29 Version 0.05



5.3.5 RGB Interface Mode 1 and Mode 2 Timing Chart




Figure 5.3.5.1 Video Signal Data Writing Method in RGB Interface Mode 1

Constraint1: V-porch : VBP >=2, VFP>=6

Constraint2: H-porch: HBP>=2 clocks, HFP>=2 clocks

Constraint3: Minimum VS pulse width is one line width at least

Constraint4: Minimum HS pulse width is one PCLK width at least

Notes: t_{VHS}≧ 400 ns






Figure 5.3.5.2 Video Signal Data Writing Method in RGB Interface Mode 2

Constraint1: V-porch : VBP >=2, VFP>=6

Constraint2: H-porch: HBP>=2 clocks, HFP>=2 clocks

Constraint3: Minimum VS pulse width is one H line width at least Constraint4: Minimum HS pulse width is one PCLK width at least

Notes: t_{VHS}≧ 400 ns




5.4 Frame Tearing Effect Interface

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off and On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.4.1 Tearing Effect Line Modes

Mode A

The Tearing Effect Output signal consists of V-Blanking Information only:



 t_{hdh} = The LCD display is not updated from the Frame Memory

t_{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above)

Mode C

This mode turns on the display module's Tearing Effect output signal on the TE signal line when the display module reaches line N. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. In below figure, it shows that TE only output one line period pulse that can be selected from 2nd line to 1280th line by register 4400h and 4401h.




2012/03/30 32 Version 0.05

Version 0.05



Register 3500h	Register 4400h	TE Output
M	N	- TE Guiput
0	0	TE high in V-porch region (A)
1	0	TE high in all V-porch and H-porch region (B)
0	≠ 0	TE high at N-th line (C)
1	≠ 0	TE high in all V-porch and H-porch region (B)




Notes 1: During sleep-in mode, the Tearing Output pin is active Low

Notes 2: N ≧ "Horizontal line number" will be ignore in TE mode C. "Horizontal line number" is decided by bit GM[1:0] of 00h (CMD2 Page0).

AC characteristics of Tearing Effect Signal (FTE)

2012/03/30

FTE's rising-time and falling-time (tr, tf) are stipulated to equal to or less than 15ns when maximum loading is 30pF.







5.4.2 Example 1: MPU write is faster than panel read

Data write to Frame Memory is now synchronized to the panel scan (leading mode). It should be written next one horizontal sync pulse after FTE signal. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:

Below figures are used to give examples based on 864 Horizontal lines condition.









5.4.3 Example 2: MPU write is slower than panel read

The MPU to Frame Memory write begins just after Panel Read has commenced (lagging mode). This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.

Below figures are used to give examples based on 864 Horizontal lines condition.





The FTE interface has a minimum RAM write speed requirement. Therefore, the RAM Write Speed must be faster than the values calculated from the following formulas:

$$RTN \ (Clocks \ per \ Line) > \frac{Display \ Clock (11MHz \pm 5\%)}{Frame \ Rate \ (Hz) \times (Display \ Lines + BP + FP)}$$

2012/03/30 35 Version 0.05



$$RAM \ Write \ Speed \ (Min) > \frac{Display \ Pixels \ Number \ (Example : 800RGB \times 1280(WXGA))}{(Display \ Lines + FP + BP - M \ arg \ in) \times RTN \times (\frac{1}{Display \ Clock(11MHz) \times Variance})}$$

The following is an example of calculating the minimum RAM writing speed and internal clock frequency in FTE interface operation: <for leading mode>

[Example]

Panel Size	720 RGB X 1280 lines
Total number of lines	1280 lines
Back/front porch (BP/FP)	16/16 lines (BP = 8'h08, FP = 8'h08)
Frame tearing effect position (FTEP)	Display end line: 10th (N = 8'h09)
Frame frequency	60 Hz
Display clock	11 MHz

RTN (Clocks per Line) > $\frac{11MHz}{60 Hz \times (1280 + 16 + 16)} = 140 Clocks$

RAM Write Speed (Min) > $\frac{800 \times 1280}{1200} = 64.5$

Notes 1: In the example, the internal clock frequency allows for a margin of ±5% for variances, and guarantees that display operation is completed within one FTE cycle.

Notes 2: The margin between written data line and the display operation line should be larger than two lines.

Notes 3: The FTE pulse output position is set by N[10:0] (R44h of CMD1).

5.4.4 FTE Output Position Setting

The FTE pulse is output to the line determined by N[10:0]. The FTE signal can be adopted as the trigger signal for writing image data in synchronization with display operation by detecting the RAM address where data is read out for display.

N[10:0]	FTE Output Line
0000h	FTE high only in VBP Region
0001h	2nd line
0002h	3rd line
0003h	4th line
:	:
:	:
04FDh	1278th line
04FEh	1279th line
04FFh	1280th line

Table 5.4.1 FTE Output Line

2012/03/30 36 Version 0.05




5.5 Dynamic Backlight Control Function

The NT35590 supports Backlight-Control function to control brightness of backlight and to process image dynamically. This function enables to reduce backlight power consumption and minimize the effect of reduced power on the display image. The display image is dynamically controlled by CABC (Contents Adaptive Backlight Control) block. The availability of this function ranges from moving picture such as TV image to still picture such as menu. However, in order to gain a better display quality and reduce the power consumption of the backlight, the NT35590 internally uses NVT gamma algorithm to produce an optimal backlight control based on different image contents. Therefore, the power consumption of the backlight can be reduced without changing display image. The Backlight-Control function of the NT35590 supports two architectures as shown in below:

Architecture 1:


The brightness of backlight can directly be controlled by CABC block of the NT35590. The NT35590 will output the PWM duty via "LEDPWM" pin. The PWM duty is determined by CABC processed results based on different image contents. As for this application, user also can set/clear the bit "BL" of CMD1 register 53h to turn on/off the backlight. Besides, the user can control the brightness of the backlight by forcing a specified PWM duty. The CMD2 Page3 register 00h and 2Fh (include of FORCE_CABC_DUTY[7:0] and FORCE_CABC_PWM) is used to forcing the PWM duty.





Architecture 2:

The brightness of the backlight is controlled by the external host processor. In this application, the CABC block of the NT35590 also works and estimates a better gamma setting for improving the brightness of display image, the determined PWM duty information can be read from CMD2 Page3 Register 10h (RDPWM) of the NT35590. Because the backlight is controlled by host processor, user can clear the bit "BL" of the register 5300h for keeping the "LEDPWM" pins as ground level.





5.5.1 Content Adaptive Backlight Control (CABC)

A Content Adaptive Brightness Control (CABC) function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously decreasing brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. The NVT CABC algorithm can adjust the brightness of each gray level without changing the original image contents.

The NVT CABC function provides three operation modes, and these modes can be selected by the CMD1 register 55h. See command "Write Content Adaptive Brightness Control (55h)" (CABC_COND[1:0]) for more information. These three modes are described as:

- Off Mode:

Content Adaptive Brightness Control functionality is completely turn-off. In this mode, the NT35590 will use the original Gamma 2.2 registers setting for display. And if the function of "forced PWM duty" is turn-off (i.e. "FORCE_CABC_PWM" is set as '0'), the PWM duty of the "LEDPWM" pin is 100%.

- UI [User interface] Image Mode (UI Mode):

This mode is applied to optimize for Ul image. It is kept image quality as much as possible. Target power consumption reduction ratio: 10% or less. NT35590 provides flexible configuration for Ul-Mode via setting the register to choose prefer quality and brightness.

Still Picture Mode (Still Mode):

This mode is used to gain a better display quality for still picture. Some image quality degradation would be acceptable. Target power consumption reduction ratio: more than 30%. The NT35590 will automatically determine a better gamma setting and PWM duty based on different image contents, so the reduction ratio of the power consumption of backlight is not a constant ratio, this ratio will vary between 10% ~ 40% with different image contents.

- Moving Image Mode (Moving Mode):

User can select this mode to keep the moving image quality and reduce the power consumption of backlight. It is focused on the biggest power reduction with image quality degradation. Target power consumption reduction ratio: more than 30%. For this mode, user can flexibly configure a specified gamma algorithm to keep prefer image quality, and the brightness of backlight is dynamically varying with different image contents.

If the "force PWM duty" function is enabled (i.e. "FORCE_CABC_PWM" is set as '1') in any CABC mode, the output PWM duty of "LEDPWM" pin is followed the setting of "FORCE_CABC_DUTY[7:0]".


Note: The CABC can be operated only in the normal display mode.

2012/03/30 39 Version 0.05



5.5.2 Display Backlight Dimming Control

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. This dimming function curve is the same in increment and decrement directions. The basic concept is described below.



Dimming function can be enabled and disabled by setting the register 5300h (the setting bit name is "DD"). If "DD" is set as '0', the dimming function will be disabled, otherwise dimming function will be enabled while "DD" = '1'. From the original brightness value to the target brightness value, the transferring time steps between these two brightness values are equal making the linearly transition. The rising dimming (increament dimming) and the falling dimming (decreament dimming) use the same registers for setting ("DIM_STEP_STILL[2:0] and DMST_C[3:0]", or "DIM_STEP_MOV[2:0] and DMST_C[3:0]"). The Fig. 5.5.1 and Fig 5.5.2 illustrate the "Fixed-Time" dimming curves for CABC each mode.




Figure 5.5.1 Dimming Mechanism in CABC Off-Mode / UI-Mode and Still-Mode






Figure 5.5.2 Dimming Mechanism in CABC Moving-Mode



5.5.3 Brightness Control Lines for Backlight

The NT35590 have a "LEDPWM" pin which can output a PWM signal to the external LED driver IC. There are several control registers which are applied to control the "LEDPWM" status as illustrated in below.




Figure 5.5.3 Internal Display Backlight Control Combined With CABC and Manual brightness adjustment

The control bit "BL" is used to keep the LEDPWM in a fixed logic state, here are listed some application in below table:

	BL	LEDPWPOL	Status of LEDPWM
1	0	00	0 (Default)
	9	1	1
	1	0	Original polarity of PWM signal
	1	1	Inversed polarity of PWM signal

The setting bit "PWM_ENH_OE" is applied to improvement the driving ability of LEDPWM signal, here are listed two driving ability for selection:

PWM_ENH_OE	Status of LEDPWM
0	1X driving ability of LEDPWM
1	2X driving ability of LEDPWM

2012/03/30 42 Version 0.05



The setting bit "LEDPWM_HZ" is applied to choose Hi-Z or output enable for "LEDPWM" pins, default 0 (output enable).

LEDPWM pin output	LEDPWPOL=0 & LEDPWM_HZ=0	LEDPWPOL=1 & LEDPWM_HZ=0	LEDPWM_HZ=1
(BL=1 and BCTRL=1) CABC off 0x5500=0	VDDI (LEDPWM_duty=100%)	GND (LEDPWM_duty=0%)	outputs Hi-Z
(BL=1 and BCTRL=1) CABC on 0x5500=1,UI mode 0x5500=2,still mode 0x5500=3,moving mode	PWM waveform (active high)	PWM waveform (active low)	outputs Hi-Z

CMB[7:0] (WRCABCMB[7:0]):

This register setting is used to limit the minimum PWM duty in order to prevent the backlight brightness too dark



The registers PWMDIV[7:0] and PWM_DUTY_OFFSET[4:0] can change the frequency and duty compensation of the PWM signal. The PWM operation frequency " F_{OSC} " is "not" the real PWM frequency, the " F_{OSC} " is used to provide clock source for the internal PWM circuit. Two PWM operation frequency can be chosen by setting register "PWMF", and the real PWM frequency can be quickly estimated by the bellow formula:

PWMF[1:0] (REG "09h" of CMD2 Page3)	PWM Operation Frequency (FOSC)	Real PWM Frequency of LEDPWM
00h	42.9KHZ	F000 . A
01h (Default)	85.9KHZ	$PWM Frequency = \frac{FOSC}{PWMDIV[7:0]}$
02h	171.875KHZ	

For Example:


If the "PWMDIV[7:0]" = 0x0C and PWMF[1:0] = 01h, then:

PWM Frequency =
$$\frac{85.9(KHz)}{PWMDIV[7:0]} = \frac{85.9(KHz)}{12} \approx 7.158(KHz)$$

In this condition, when PWM duty is estimated as "4" (Reading the register "RDDISBV[7:0]" = 03h), then the duty time of the PWM signal can be estimated as shown in below:

PWM Duty Time =
$$\frac{4}{256} \times \frac{1}{7.158(KHz)} = 2.183(u \text{ sec})$$

PWM Non-Duty Time =
$$\frac{(256-4)}{256} \times \frac{1}{7.158(KHz)} = 137.5(u \text{ sec})$$



2012/03/30 44 Version 0.05



The same, when PWM frequency is 7.158 KHz, and PWM duty of LEDPWM is 256 (Reading the register "RDDISBV[7:0]" = FFh), then the duty time can be estimated as shown in below:

PWM Duty Time =
$$\frac{(256)}{256} \times \frac{1}{7.158(KHz)} = 139.7(u \sec)$$

PWM_DUTY_OFFSET[4:0]:

Because the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period, so the PWM_DUTY_OFFSET[4:0] is used to compensate effective PWM duty.

An example is shown in Fig. 5.4.2. When PWM duty of LEDPWM signal is 60%, the backlight brightness should be 60% of original. But user may find that the backlight brightness is 57% of original. So user can set PWM_DUTY_OFFSET[4:0] and let the backlight brightness becomes 60% of original.





Figure 5.6.4 Duty Compensation of LEDPWM Signal

Notes: The rising time (Tr) and falling time (Tf) of the "LEDPWM" signal is stipulated to equal to or less than 15ns when maximum load is 30pF.



2012/03/30 45 Version 0.05



5.6 MIPI Interface (Mobile Industry Processing Interface)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified from of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface.


Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

Configuration:

	MCU (Master) Display Module (Slave)							
	Unidirectional Lane							
Clock Lane	■ Clock Only							
	■ Escape Mode(ULPS Only)							
	Bi-directional Lane							
Data Lane 0	■ Forward High-Speed							
Data Lane 0	■ Bi-directional Escape Mode							
	■ Bi-directional LPDT							
Data Lawa 4 0	Unidirectional							
Data Lane 1~3	■ Forward High-Speed							




5.6.1 Display Module Pin Configuration for DSI





NT35590





5.6.2 Display Serial Interface (DSI)

5.6.2.1 General Description

Communication sequences between the MCU and the display module are described on chapter "5.8.2.3.3 Communication Sequences". The Ocommunication can be separated 2 different levels between the MCU and the display module:

- Low level communication what is done on the interface level
- High level communication what is done on the packet level

5.6.2.2 Interface Level Communication

5.6.2.2.1 General

The display module uses data and clock lane differential pairs for DSI (DSI-1M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode.

High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode. There are used different modes and protocol in each mode when there is wanted to transfer information from the MCU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Lane Pair	Line DC Vo	Itage Levels	High Speed(HS)	Low-Power(LP)					
State Code	Dx+ - line	Dx line	Burst Mode	Control Mode	Escape Mode				
HS-0	Low (HS)	High (HS)	Differential-0	Note 1	Note 1				
HS-1	High (HS)	Low (HS)	Differential-1	Note 1	Note 1				
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space				
LP-01	Low (LP)	High (LP)	Not Defined	HS-Request	Mark-0				
LP-10	High (LP)	Low (LP)	Not Defined	LP-Request	Mark-1				
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2				

Notes 1: Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode.

Notes 2: If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control mode.

2012/03/30 49 Version 0.05



5.6.2.2.2 DSI-CLOCK Lanes

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM). These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences. The principle flow chart of the different clock lanes power modes is illustrated below




Figure 5.6.1 Clock Lanes Power Mode


2012/03/30 50 Version 0.05




5.6.2.2.2.1 Low Power Mode (LPM)

DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:

- (1) After SW Reset, HW Reset or Power On Sequence =>LP-11
- (2) After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code) =>LP-10 =>LP-11 (LPM). This sequence is illustrated below.




(3) After DSI-CLK+/- lanes are leaving High Speed Clock Mode (HSCM, HS-0 or HS-1 State Code) =>HS-0 =>LP-11 (LPM). This sequence and all three mode changes are illustrated below.



From High Speed Clock Mode (HSCM) to LPM

2012/03/30 51 Version 0.05








5.6.2.2.2.2 Ultra Low Power Mode (ULPM)

DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM). This sequence is illustrated below.




Mode Change from LPM to ULPM on the Flow Chart



5.6.2.2.2.3 High Speed Clock Mode (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00 =>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.



Mode Change from LPM to HSCM on the Flow Chart

The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-D0+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.

2012/03/30 54 Version 0.05



The burst of the high speed clock consists of: ○Even number of transitions Start state is HS-0 oEnd state is HS-0 Termination Termination LPM LPM LP-11 Resistor is Resistor is LP-11 **HSCM** enable disable DSFCLK+ DSFCLK-LP-01 LP-00 HS-0 LP-11 DSI-Dn+ DSI-Dn-Preparation from Low Power Mode to High Speed Mode (Tsot **HSDT** DSI-CLK+ DSI-Dn+ 0 DSI-Dn-Rx Synchronized Tx Synchronization Low Power Mode High Speed Mode, Enable Rx Line Termination Disable Rx Line Termination High Speed Data Transmission Теот DSFCLK-DSI-Dn-DSI-Dn-T_{HE-SKIE} The last load b Low Power Mode Disable Rx Line Termination High Speed Mode Enable Rx Line Termination Note: If the last load bit Is HS-0, the transmitter changes from HS-0 to HS-1. DSFCLK+, DSFDn+ -----DSFCLK+, DSFDn-If the last load bit Is HS-1, the transmitter changes from HS-1 to HS-0.

High Speed Clock Burst

2012/03/30 55 Version 0.05



5.6.2.2.3 DSI-DATA Lanes

5.6.2.2.3.1 General

DSI-Dn+/- Data Lanes can be driven in different modes which are:

- Escape Mode (Only DSI_D0+/- data lanes is used)
- High-Speed Data Transmission (all data lanes are used)
- Bus Turnaround Request (Only DSI_D0+/- data lanes is used)

These modes and their entering codes are defined on the following table.

Entering and Leaving Sequences:

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11=>LP-10=>LP-00=>LP-01=>LP-00	LP-00=>LP-10=>LP-11(Mark-1)
High-Speed Data Transmission	LP-11=>LP-01=>LP-00=>HS-0	(HS-0 or HS-1) =>LP-11
Bus Turnaround Request	LP-11=>LP-10=>LP-00=>LP-10=>LP-00	High-Z





5.6.2.2.3.2 Escape Mode

Data lane0 (DSI-D0+/-) can be used in different Escape Modes when data lanes are in Low Power (LP) mode.


These Escape Modes are used to:

- Send "Low-Power Data Transmission" (LPDT) e.g. from the MCU to the display module
- Drive data lanes to "Ultra-Low Power State" (ULPS)
- Indicate "Remote Application Reset" (RAR), which is reset the display module
- Indicate "Tearing Effect" (TEE), which is used for a TE line event from the display module to the MCU
- Indicate "Acknowledge" (ACK), which is used for a non-error event from the display module to the MCU

The basic sequence of the Escape Mode is as follow

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.
- · A load if it is needed
- Exit Escape (Mark-1) LP-00 =>LP-10 =>LP-11
- End: LP-11

This basic construction is illustrated below:



General Escape Mode Sequence

The number of the different Escape Commands (EC) is eight. These eight different escape commands (EC) can be divided 2 different groups: Mode or Trigger. The MCU is informing to the display module that it is controlling data lanes (DSI-D0+/-) with the mode e.g. The MCU can inform to the display module that it can put data lanes in the low power mode. The MCU is waiting from the display module event information, which has been set by the MCU, with the trigger e.g. when the display module reaches a new V-synch, the display module sent to the MCU a TE trigger (TEE), if the MCU has been requested it.

2012/03/30 57 Version 0.05



Escape commands are defined on the next table.

Escape Commands

Escape Command	Command Type Mode/Trigger	Entry Command Pattern (First Bit => Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 bin	-	*
Ultra-Low Power Mode	Mode	0001 1110 bin	*	*
Underfined-1, Note	Mode	1001 1111 bin	-	-
Underfined-2, Note	Mode	1101 1110 bin	•	•
Remote Application Reset	Trigger	0110 0010 bin	•	*
Tearing Effect	Trigger	0101 1101 bin	7	*
Acknowledge	Trigger	0010 0001 bin	7/	\ * ;
Unknow-5, Note	Trigger	1010 0000 bin	/ -//	An

Notes: This Escape command support has not been implemented on the display module,

n=1: "★"= Supported; "-" = Not Supported



Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MCU.

The Low Power Data Transmission (LPDT) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)
- Load (Data):


One or more bytes (8 bit)

Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes

• Mark-1: LP-00 =>LP-10 =>LP-11

• End: LP-11

This sequence is illustrated for reference purposes below:




Note : Load(Data) is presenting that the first bit is logical1 'in this example

DSI- D0+ DSI- D0-

Low-Power Data Transmission (LPDT)






Ultra-Low Power State (ULPS)

The MCU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode

The Ultra-Low Power State (ULPS) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-00 =>LP-01 =>LP-00
- Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)
- Ultra-Low Power State (ULPS) when the MCU is keeping data lanes low
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Ultra-Low Power State (ULPS)





Remote Application Reset (RAR)

The MCU can inform to the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes are entering in Escape Mode.

The Remote Application Reset (RAR) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (First to Last bit)





Remote Application Reset (RAR)

DSI- D0+ DSI- D0 -




Tearing Effect (TEE)


The display module can inform to the MCU when a tearing effect event (New V-synch) has been happen on the display module by Tearing Effect (TEE).

The Tearing Effect (TEE) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- •Tearing Effect (TEE) trigger in Escape Mode: 0101 1101 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below: **Escape Mode Entry(EME)**





Tearing Effect (TEE)




Acknowledge (ACK)

The display module can inform to the MCU when an error has not recognized on it by Acknowledge (ACK).

The Acknowledge (ACK) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11



Acknowledge (ACK)



5.6.2.2.3.3 High Speed Data Transmission


Entering High-Speed Data Transmission (Tsot of HSDT)

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MCU. See more information on chapter "High-Speed Clock Mode (HSCM)".

Data lanes of the display module are entering (TsoT) in the High-Speed Data Transmission (HSDT) as follows

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (TSOT of HSDT) sequence is illustrated below.



Entering High-Speed Data Transmission (TSOT of HSDT)

2012/03/30 64 Version 0.05



Leaving High-Speed Data Transmission (TEOT of HSDT)

The display module is leaving the High-Speed Data Transmission (TEOT of HSDT) when Clock lanes DSI-CLK+/- are in the High-Speed Clock Mode (HSCM) by the MCU and this HSCM is kept until data lanes are in LP-11 mode. See more information on chapter "High-Speed Clock Mode (HSCM)".

Data lanes of the display module are leaving from the High-Speed Data Transmission (TEOT of HSDT) as follows

- Start: High-Speed Data Transmission (HSDT)
- Stops High-Speed Data Transmission

MCU changes to HS-1, if the last load bit is HS-0

MCU changes to HS-0, if the last load bit is HS-1

• End: LP-11 (Rx: Lane Termination Disable)

This same leaving High-Speed Data Transmission (TEOT of HSDT) sequence is illustrated below **High Speed Data** Transmission DSFCLK+ DSFCLK Note DSI-Dn-DSI-Dn-THE-SKIF THE-TRAIL THE-EXIT The last load bit HS-0 or HS-1 Low Power Mode, Disable Rx Line Termination High Speed Mode, Enable Rx Line Termination

Note:

If the last load bit Is HS0, the transmitter changes from HS-0 to HS-1. If the last load bit Is HS1, the transmitter changes from HS-1 to HS-0.

DSFCLK+, DSFDn+


Leaving High-Speed Data Transmission (TEOT of HSDT)



Burst of the High-Speed Data Transmission (HSDT)

The burst of the high-speed data transmission (HSDT) can consist of one data packet or several data packets. These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter "Short Packet (SPa) and Long Packet (LPa) Structures".

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.



Abbreviations:

Abbreviation	Explanation						
ЕоТ	End of the Transmission						
LPa	Long Packet						
LP-11	Low Power Mode, Data lanes are'1's (Stop Mode)						
SPa	Short Packet						
SoT	Start of the Transmission						

2012/03/30 66 Version 0.05



5.6.2.3 Packet Level Communication


5.6.2.3.1 Short Packet (SPa) and Long Packet (LPa) Structures

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes.

The lengths of the packets are

- Short Packet (SPa): 4 bytes
- Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



Note

Short Packet (SPa) Structure and Long Packet (LPa) Structure are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sendings).

The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

- * LP-11 =>SoT =>SPa =>LPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>SPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>LPa =>LPa =>EoT =>LP-11



5.6.2.3.1.1 Bit Order of Byte on Packets


The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant Bit (MSB) of the byte is sent in the last. This same order is illustrated for reference purposes below.

	DI WC (Least Significant Byte)										WC (Most Significant Byte)								ECC												
0x29								0x01									0x00							0x06							
1	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
В0	B1	B2	В3	В4	B5	В6	В7	В0	B1	B2	В3	В4	B5	В6	В7	В0	B1	B2	вз	В4	B5	В6	В7	В0	B1	B2	ВЗ	В4	B5	В6	В7
LSB					s	LSB							M S B	LSB							M S B	L S B	1	n	N	1	\		M S B		
															Tii	me					1		M	7/			70				

Bit Order of the Byte on Packet

5.6.2.3.1.2 Byte Order of the Multiple Byte Information on Packets

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last. This same order is illustrated for reference purposes below.



Byte Order of the Multiple Byte on Packet




5.6.2.3.1.3 Packet Header (PH)

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).

Short Packet (SPa):


- 1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)



Packet Header (PH) on Short Packet (Spa)

Long Packet (LPa):

- 1st byte: Data Identification (DI) => Identification that this is Long Packet (LPa)
- 2nd and 3rd bytes: Word Count (WC)
- 4th byte: Error Correction Code (ECC)



Packet Header (PH) on Long Packet (Lpa)

2012/03/30 69 Version 0.05



Data Identification (DI)

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:


- Virtual Channel (VC), 2 bits, DI[7...6]
- Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated on a table below.

Data Identification (DI) Structure

Data Identification (DI)												
Virtual Channel (VC) Data Type (DT)												
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1												

Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below




Data Identification (DI) on the Packet Header (PH)



Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MCU. Bits of the Virtual Channel (VC) are illustrated for reference purposes below.




Virtual Channel (VC) on the Packet Header (PH)

Virtual Channel (VC) can address 4 different channels for e.g. 4 different display modules. Devices are using the same virtual channel what the MCU is using to send packets to them e.g.

- The MCU is using the virtual channel 0 when it sends packets to this display module
- This display module is also using the virtual channel 0 when it sends packets to the MCU

This functionality is illustrated below.



Virtual Channel (VC) Configuration


2012/03/30 71 Version 0.05



Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.





NT35590

This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa. These Data Type (DT) are defined on tables below.

Data Type (DT) from MCU to the Display Module (or Other Devices)

Data Type, hex	Data Type, binary	Description	Packet Size	Note
01h	00 0001	Sync Event, V Sync Start	Short	
11h	01 0001	Sync Event, V Sync End	Short	
21h	10 0001	Sync Event, H Sync Start	Short	
31h	11 0001	Sync Event, H Sync End	Short	
08h	00 1000	End of Transmission (EoT) packet	Short 1	
02h	00 0010	Color mode (CM) Off Command	Short	
12h	01 0010	Color mode (CM) On Command	Short	
03h	00 0011	Generic Short Write, no parameter	Short	
13h	01 0011	Generic Short Write, 1 parameter	Short	1,2
23h	10 0011	Generic Short Write, 2 parameter	Short	1,3
29h	10 1001	Generic Long Write	Long	1
04h	00 0100	Generic Read, no parameter	Short	
14h	01 0100	Generic Read, 1 parameter	Short	1,2
24h	10 0100	Generic Read, 2 parameter	Short	1,3
05h	00 0101	DCS WRITE, no parameters	Short	
15h	01 0101	DCS WRITE, 1 parameter	Short	
06h 📶	00 0110	DCS READ, no parameters	Short	
37h	11 0111	Set Maximum Return Packet Size	Short	
09h	00 1001	Null Packet, no data	Long	
19h	01 1001	Blanking Packet, no data	Long	
39h	11 1001	DCS Long Write/Write_LUT Command Packet	Long	
0Eh	00 1110	Packed Pixel Stream,16-bit RGB, 5-6-5 Format	Long	
1Eh	01 1110	Packed Pixel Stream,18-bit RGB, 6-6-6 Format	Long	
2Eh	10 1110	Loosely Packed Pixel Stream,18-bit RGB, 6-6-6 Format	Long	
3Eh	11 1110	Packed Pixel Stream,24-bit RGB, 8-8-8 Format	Long	
x0h and xFh	xx 0000	DO NOT USE		
unspecified	xx 1111	All unspecified codes are reserved		

Note: 1. The receiver process packets with data type (Generic Write/Read) the same way as data type (DCS Write / Read).

- 2. Generic Write/Read with 1 parameter: Payload Bytes = Command + 00h.
- 3. Generic Write/Read with 2 parameter: Payload Bytes = Command + Parameter.
- 4. The receiver will ignore packets with data type that neither listed in table above nor in MIPI DSI spec.

Data Type (DT) from the Display Module (or Other Devices) to the MCU


2012/03/30 73 Version 0.05



NT35590

					F	rom the	Display Module (or Other Devices) to the MCU		
Hex	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Short / Long Packet	Abbreviation
02h	0	0	0	0	1	0	Acknowledge with Error Report	Short	AwER
08h	0	0	1	0	0	0	End of Transmission (EoT) packet	Short	ЕоТ
1Ch	0	1	1	1	0	0	DCS Read Long Response	Long	DCSRR-L
21h	1	0	0	0	0	1	DCS Read Short Response, 1 byte returned	Short	DCSRR1-S
22h	1	0	0	0	1	0	DCS Read Short Response, 2 byte returned	Short	DCSRR2-S
1Ah	0	1	1	0	1	0	Generic Read Long Response	Long	GENRR-L
11h	0	1	0	0	0	1	Generic Read Short Response, 1 byte returned	Short	GENRR1-S
12h	0	1	0	0	1	0	Generic Read Short Response, 2 byte returned	Short	GENRR2-S

The receiver will ignore other Data Type (DT) if they are not defined on tables: "Data Type (DT) from the MCU to the Display Module (or Other Devices)" or "Data Type (DT) from the Display Module (or Other Devices) to the MCU".





Availability of MIPI Data Type for Instruction Code (User Command Set)

MIPI Data Type	03h	13h	23h	29h	04h	14h	24h	05h	15h	39h	06h
Instruction Code	(GENWN-S)	(GENW1-S)	(GENW2-S)	(GENW-L)	(GENRN-S) Availabi	(GENR1-S)	(GENR2-S)	(DCSWN-S)	(DCSW1-S)	(DCSW-L)	(DCSRN-S)
00h (NOP)								Yes	Yes	Yes	
01h (SOFT_RESET)								Yes	Yes	Yes	
05h (RDNUMED)											Yes
0Ah (GET_POWER_MODE)											Yes
0Bh (GET_ADDRESS_MODE)									2 6	\mathcal{M}	Yes
0Ch (GET_PIXEL_FORMAT)								n	7\\		Yes
0Dh (GET_DISPLAY_MODE)								IIA	10 11	G	Yes
0Eh (GET_SIGNAL_MODE)						111	111/2	11/3	U		Yes
0Fh (RDDSDR)					7111						Yes
10h (ENTER_SLEEP_MODE)					White		-	Yes	Yes	Yes	
11h (EXIT_SLEEP_MODE)			, (C	<i>, ((</i>) 11 -		//lc	Yes	Yes	Yes	
12h (ENTER_PARTIAL_MODE)				J) (Jic	Yes	Yes	Yes	
13h (ENTER_NORMAL_MODE)	5			_ ($\mathcal{J}\mathcal{J}$			Yes	Yes	Yes	
20h (EXIT_INVERT_MODE)			7	CI	л	7		Yes	Yes	Yes	
21h (ENTER_INVERT_MODE)								Yes	Yes	Yes	
22h (ALLPOFF)	7			U				Yes	Yes	Yes	
23h (ALLPON)	M							Yes	Yes	Yes	
26h (GMASET)	11	•							Yes	Yes	
28h (SET_DISPLAY_OFF)								Yes	Yes	Yes	
29h (SET_DISPLAY_ON)								Yes	Yes	Yes	
2Ah										Vee	
(SET_HORIZONTAL_ADDRESS)										Yes	
2Bh										Yes	
(SET_VERTICAL_ADDRESS)										. 30	
2Ch (WRITE_MEMORY_START)									Yes	Yes	
2Dh (SET_RAM_ADDRESS)	1									Yes	
2Eh (READ_MEMORY_START)											Yes



MIPI Data Type	03h	13h	23h	29h	04h	14h	24h	05h	15h	39h	06h
	(GENWN-S)	(GENW1-S)	(GENW2-S)	(GENW-L)	(GENRN-S)	(GENR1-S)	(GENR2-S)	(DCSWN-S)	(DCSW1-S)	(DCSW-L)	(DCSRN-S)
Instruction Code					Availabi	lity of MIPI Da	ata Type				
30h (SET_PARTIAL_AREA)										Yes	Yes
34h (SET_TEAR_OFF)								Yes	Yes	Yes	
35h (SET_TEAR_ON)									Yes	Yes	Yes
36h (SET_ADDRESS_MODE)									Yes	Yes	Yes
38h (EXIT_IDLE_MODE)								Yes	Yes	Yes	
39h (ENTER_IDLE_MODE)								Yes	Yes	Yes	3
3Ah (SET_PIXEL_FORMAT)								$ \mathcal{U} $	Yes	Yes	Yes
3Bh (RGBCTRL)						Me	111/-			Yes	Yes
3Ch (RAMWRC)					1111				Yes	Yes	
3Eh (RAMRDC)			(6		M						Yes
44h (SET_TEAR_SCANLINE)		s /	1 ((6	c			Yes	Yes
45h (RDSCL)	1			<i>J</i>			JIC				Yes
4Fh (ENTER_DSTB_MODE)	191				9				Yes	Yes	
MOM	M										





	03h	13h	23h	29h	04h	14h	24h	05h	15h	39h	06h
MIPI Data Type	(GENWN-S)	(GENW1-S)	(GENW2-S)	(GENW-L)	(GENRN-S)	(GENR1-S)	(GENR2-S)	(DCSWN-S)	(DCSW1-S)	(DCSW-L)	(DCSRN-S)
Instruction Code					Availabi	lity of MIPI Da	ata Type				
50h (WRPFD)										Yes	Yes
51h (WRIDSBV)									Yes	Yes	Yes
52h (RDDISBV)											Yes
53h (WRCTRLD)									Yes	Yes	
54h (RDCTRLD)									an N		Yes
55h (WRCABC)									Yes	Yes	7
56h (RDCABC)								D	11 11		Yes
57h (WRHYSTE)						71110	111/-			Yes	Yes
58h (WRGAMMASET)					1111					Yes	Yes
5Ah (RDFSVM)					N		. 1				Yes
5Bh (RDFSVL)		/	1 ((6	c				Yes
5Ch (RDMFFSVM)	1			J)	8	$\bigcup_{\mathcal{G}}$					Yes
5Dh (RDMFFSVL)	1				c						Yes
5Eh (WRCABCMB)	7////			CII	ЛV	7			Yes	Yes	
5Fh (RDCABCMB))						Yes
60h (WRPFK)	110			U						Yes	Yes
61h (WRKEYBV)									Yes	Yes	Yes
62h (RDKEYBV)	11 .										Yes
63h (WRCTRLK)									Yes	Yes	
64h (RDCTRLK)											Yes
65h (WRLSCC)										Yes	
66h (RDLSCCM)											Yes
67h (RDLSCCL)											Yes
70h (RDBWLB)											Yes
71h (RDBKX)											Yes
72h (RDBKY)											Yes
73h (RDWX)											Yes
74h (RDWY)											Yes





MIPI Data Type	03h (GENWN-S)	13h (GENW1-S)	23h (GENW2-S)	29h (GENW-L)	04h (GENRN-S)	14h (GENR1-S)	24h (GENR2-S)	05h (DCSWN-S)	15h (DCSW1-S)	39h (DCSW-L)	06h (DCSRN-S)
Instruction Code					Availabi	lity of MIPI Da	ata Type				
75h (RDRGLB)											Yes
76h (RDRX)											Yes
77h (RDRY)											Yes
78h (RDGX)										2	Yes
79h (RDGY)											Yes
7Ah (RDBALB)											Yes
7Bh (RDBX)								D	11 111		Yes
7Ch (RDBY)						Me	111/-				Yes
7Dh (RDAX)					1111						Yes
7Eh (RDAY)			6		M		1				Yes
A1h (RDDDBS)		5	1 ((6	c				Yes
A8h (RDDDBC)	1			J)							Yes
AAh (RDFCS)	1				9//)				Yes
AFh (RDCCS)	11//		$\sim U$	(911	Л	7					Yes
DAh (RDID1))						Yes
DBh (RDID2)	7			U							Yes
DCh (RDID3)											Yes
FEh (RDCMDSTATUS)	11	-									Yes
F3h (CMD2UNLOCK)									Yes	Yes	



Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.

Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last.

Bits of Data 1 are set to '0' if the information length is 1 byte.


Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when

Virtual Channel (VC) is 0.

Packet Data (PD) information:

• Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex)

• Data 1: 01hex (DCS's parameter)




Packet Data (PD) for Short Packet (SPa), 2 Bytes Information



Packet Data (PD) Information:

- Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)
- Data 1: 00hex (Null)



Packet Data (PD) for Short Packet (SPa), 1 Byte Information

2012/03/30 80 Version 0.05



Word Count (WC) on the Long Packet (LPa)


Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH).


Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.



Word Count (WC) on the Long Packet (LPa)



2012/03/30 81 Version 0.05

Packet Data in Short and Long Packets




Error Correction Code (ECC)

Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors:

- Short Packet (SPa): Data Identification (DI) and Packet Data (PD) bytes (24 bits: D[23...0])
- Long Packet (LPa): Data Identification (DI) and Word Count (WC) bytes (24 bits: D[23...0])

D[23...0] is illustrated for reference purposes below.




Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.

Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' is presenting XOR function (Pn is '1' if there is odd number of '1's and Pn is '0' if there is even number of '1's), as follows.


- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- $\bullet \ \mathsf{P0} = \mathsf{D0} \land \mathsf{D1} \land \mathsf{D2} \land \mathsf{D4} \land \mathsf{D5} \land \mathsf{D7} \land \mathsf{D10} \land \mathsf{D11} \land \mathsf{D13} \land \mathsf{D16} \land \mathsf{D20} \land \mathsf{D21} \land \mathsf{D22} \land \mathsf{D23}$

P7 and P6 are set to '0' because Error Correction Code (ECC) is based on 64 bit value ([D63...0]), but this implementation is based on 24 bit value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).

2012/03/30 82 Version 0.05



XOR Functionality on the Short Packet (SPa)




XOR Functionality on the Long Packet (LPa)



The transmitter (The MCU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MCU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.



Internal Error Correction Code (IECC) on the Display Module (The Receiver)

The sent data bits (D[23...0]) and ECC (P[7...0]) are received correctly, if a value of the PO[7...0]) is 00h. The sent data bits (D[23...0]) and ECC (P[7...0]) are not received correctly, if a value of the PO[7...0]) is not 00h.

ECC P[70]	M/a	1	1	0	0	0	0	0	0	03h
IECC PI[70]		1	1	0	0	0		0	0	03h
XOR(ECC,IECC) =>PC	O[70]	0	0	0	0	0	0	0	0	=00h => No Error
	0	L							Μ	
		S							S	
		В							В	

Internal XOR Calculation between ECC and IECC Values - No Error

ECC P[70]	1	1	0	0	0	0	0	0	03h 0Fh
IECC PI[70]	1	1	1	1	0	0	0	0	0Fh
XOR(ECC,IECC) =>PO[70]	0	0	1	1	0	0	0	0	=0Ch => Error
	L							М	
	S							S	
	В							В	

Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.

2012/03/30 84 Version 0.05



The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

One Bit Error Value of the Error Correction Code (ECC)

Data Bit	P07	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex
D[0]	0	0	0	0	0	1	1	1	07h
D[1]	0	0	0	0	1	0	1	1	0Bh
D[2]	0	0	0	0	1	1	0	1	0Dh
D[3]	0	0	0	0	1	1	1	0	0Eh
D[4]	0	0	0	1	0	0	1	1	13h
D[5]	0	0	0	1	0	1	0	1	15h
D[6]	0	0	0	1	0	1	1	0	16h
D[7]	0	0	0	1	1	0	0	1	19h
D[8]	0	0	0	1	1	0	1	0	1Ah
D[9]	0	0	0	1	1	1	0	0	1Ch
D[10]	0	0	1	0	0	0	1	1	23h
D[11]	0	0	1	0	0	1	0	1	25h
D[12]	0	0	1	0	0	1	1	0	26h
D[13]	0	0	1	0	1	0	0	1	2 9h
D[14]	0	0	1	0	1	0	1	0	2Ah
D[15]	0	0	1	0	1	1	0	0	2Ch
D[16]	0	0	1	1	0	0	0	1	31h
D[17]	0	0	1	1	0	0	1	0	32h
D[18]	0	0	1	1	0	1	0	0	34h
D[19]	0	0	1	1	1	0	0	0	38h
D[20]	0	0	0	1	1	1	1	1	1Fh
D[21]	0	0	1	0	1	1	1	1	2Fh
D[22]	0	0	1	1	0	1	1	1	37h
D[23]	0	0	1	1 .	1	0	1	1	3Bh

One error is detected if the value of the PO[7...0] is on: One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

- PO[7...0] = 0Eh
- The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.




5.6.2.3.1.4 Packet Data (PD) on the Long Packet (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter "Word Count (WC) on the Long Packet (LPa)".

5.6.2.3.1.5 Packet Footer (PF) on the Long Packet (LPa)

Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa).


The checksum is using a 16-bit Cyclic Redundancy Check (CRC) value which is generated with a polynomial X16+X12+X5+X0 as it is illustrated below.



16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Least Significant Bit (LSB) of the data byte of the Packet Data (PD) is the first bit what is inputted into the 16-bit Cyclic Redundancy Check (CRC).

An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of the Long Packet (LPa) is 01h, is illustrated (step-by-step) below.



Step	In	XOR(In, C0)	C15	C14	C13	C12	C11	XOR(XOR(In, C0), C11(Step - 1))	C10	C9	C8	C7	C6	C5	C4	XOR(XOR(In, C0), C4(Step - 1))	СЗ	C2	C1	C0	C0
0	х	х	1	1	1	1	1	х	1	1	1	1	1	1	1	х	1	1	1	1	х
1	1 (LSB)	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	0	1	1	0	1	1	1	0	0	1	1	1	1	1	1	0	0	1	1	1	1
3	0	1	1	1	0	1	1	0	0	0	1	1	1	1	1	0	0	0	1	1	1
4	0	1	1	1	1	0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1
5	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0
6	0	0	0	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0
7	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0
8	0 (MSB)	0	0	0	0	1	1	1	1	1	0	0	0	0	0	1	1	1	1	0	0
	1 Byte	CRC Result	0	0	0	1	1		1	1	0	0	0	0	0		1	1	1	0	
			MSB					-												LSB	

2012/03/30 86 Version 0.05



A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.

				DI x39	٥							NC	C (L	eas	t Siç		cant	Byt	te)	W	/C (I	Most	Sig 0x		ant	Byte	e)				E0				
1	0	0	1	_	1	1	1	0)	0	1	T	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0
30	В1	B2	вз	В	34	В	35	В	6	В7	⁷ В) E	B1	B2	ВЗ	В4	B5	В6	В7	во	В1	B2	В3	B4	В5	В6	B7	В0	В1	B2	вз	В4	B5	В6	В7
L S B										M S B	S								M S B	L S B							M S B	L S B						7	M S B
																												0		1	\mathbb{N}	- //	١li		n.
																							21	n۲		1				1	. //	7 ,	Vn		
								•	_		•		Pá	ack	4		ta (PP								ke		II	1	3			3 () [)		—
									+				Pa	ack	4	ta 0	ta (PD		CF	RC (I	Leas	at Sig	gnifi				II	er (3			cant	Ву	te)
									1	מ'יב	1		Pa 0	ack 0	Da	ta 0	ta (0	0	CF 0	RC (I	Leas	_	gnifi				II	1	3	t Sig		cant	: By:	te)
										\ \ \	1 B	+	0	0	Dar Ox O	ta 0 01 0	0	0	0		1	1	0x	gnifi 0E 0	ican 0	t By	te)	0	1	Mos 1	t Sig	1E 1	0	0	0
										מ ת	1 B	D E	0	0	Dar Ox O	ta 0 01 0	0	0	0	0	1	1	0x	gnifi 0E 0	ican 0	t By	0 B7	0	RC (I	Mos 1	t Sig	1E 1	0	0	0
											L	D E	0	0	Dar Ox O	ta 0 01 0	0	0	0 B7 M S B	0 B0 L	1	1	0x(1 B3	gnifi 0E 0	0 B5	t By	te) 0 B7 M S B	O BO L S	RC (I	Mos 1	t Sig	1E 1	0	0	0 B7 M S

The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.

The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.




5.6.2.3.2 Packer Transmission

5.6.2.3.2.1 Packet from the MCU to the Display Module

Display Command Set (DCS)

Display Command Set (DCS), which is defined on chapter "Instruction Description", is used from the MCU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.



Display Command Set (DCS) on Short Packet (SPa) and Long Packet (LPa)



Generic Write, no Parameter (GENW0-S), Data Type = 00 0011 (03h)

This data type is useless in normal application.

Generic Write, 1 Parameter (GENW1-S), Data Type = 01 0011 (13h)

"Generic Write, 1 Parameter" (GENW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and 00h. "Generic Write, 1 Parameter" (GENW1-S) is used for Manufacture Command Set (CMD2, means panel function registers) writing only. Since all CMD2 registers are 1 "address" byte with 1 "parameter" byte. Therefore, this data type is useless in normal application.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 0011b


• Packet Data (PD)

Data 0: "POWER_CTRL15 (10h)", the Power Control 15 in the page 0 of CMD2"

Data 1: Always 00hex

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows



Generic Write, 1 Parameter (GENW1-S) - Example

2012/03/30 89 Version 0.05



Generic Write, 2 Parameter (GENW2-S), Data Type = 10 0011 (23h)

"Generic Write, 2 Parameter" (GENW2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0011b), from the MCU to the display module. The content of 2 payload bytes are "command" and "parameter". "Generic Write, 2 Parameter" (GENW2-S) is used for Manufacture Command Set (CMD2, means panel function registers) writing only.

Notes: One Subpixel has been written.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 10 0011b


• Packet Data (PD)

Data 0: "3-GAMMA-R CTRL15 (3Ah)", the Red Gamma Control in page 0 of CMD2

Data 1: 01hex, the parameter of the CMD2

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Generic Write, 2 Parameter (GENW2-S) - Example



Generic Write Long (GENW-L), Data Type = 10 1001 (29h)

"Generic Write Long" (GENW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 10 1001b), from the MCU to the display module. The content of payload bytes are "command" with multiple "parameter". "Generic Write Long" (GENW-L) is used for Manufacture Command Set (CMD2, means panel function registers) writing only.

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b
Data Type (DT, DI[5...0]): 10 1001b


• Word Count (WC)

Word Count (WC): 0001h

- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.





Generic Write Long (GENW-L) with CMD2 Only - Example



Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 10 1001b

• Word Count (WC)

Word Count (WC): 0002h

• Error Correction Code (ECC)


• Packet Data (PD):

Data 0: "3-GAMMA-R CTRL15 (3Ah)", the Red Gamma Control in page 0 of CMD2

Data 1: 01hex, Parameter of the CMD2

• Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.



Generic Write Long with CMD2 and 1 Parameter - Example



Generic Read, No Parameter (GENR0-S), Data Type = 00 0100 (04h);

This data type is useless in normal application.

Generic Read, 1 Parameter (GENR1-S), Data Type = 01 0100 (14h); Generic Read, 2 Parameter (GENR2-S), Data Type = 10 0100 (24h)

"Generic Read, 1 Parameter / Generic Read, 2 Parameter" (GENR1-S / GENR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0100b) and Data Type (DT, 10 0100b), from the MCU to the display module. Generic read data type is used for Manufacture Command Set (CMD2, means panel function registers) reading only.

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send ""Generic Read, 1 Parameter" to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 11 0111b


Maximum Return Packet Size (MRPS)

Size (SMRPS-S) - Example

Data 0: 01hex

Data 1: 00hex

• Error Correction Code (ECC)



2012/03/30 93 Version 0.05



Step 2:

• The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Generic Read, 1 Parameter" to the display module

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 0100b

• Packet Data (PD)

Data 0: "Read ID1 (DAh)", Display Command Set (DCS)

Data 1: Always 00hex

• Error Correction Code (ECC)



Generic Read, 1 Parameter (GENR1-S) - Example

Step 3:

The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command, See chapter "Acknowledge with Error Report (AwER)"
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

2012/03/30 94 Version 0.05



Display Command Set (DCS) Write, No Parameter (DCSWN-S), Data Type = 00 0101 (05h)

"Display Command Set (DCS) Write, No Parameter" is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MCU to the display module. The content of payload bytes are "command" with "00h". "Display Command Set (DCS) Write, No Parameter" is used for User Command Set (CMD1) writing only.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 00 0101b


• Packet Data (PD)

Data 0: "ENTER_SLEEP_MODE (10h)", Display Command Set (DCS)

Data 1: Always 00hex

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example



Display Command Set (DCS) Write, 1 Parameter (DCSW1-S), Data Type = 01 0101 (15h)

"Display Command Set (DCS) Write, 1 Parameter" (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MCU to the display module. The content of payload bytes are "command" with one "parameter". "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is used for User Command Set (CMD1) writing only.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 0101b


• Packet Data (PD)

Data 0: "SET_PIXEL_FORMAT (3Ah)", Display Command Set (DCS)

Data 1: 01hex, Parameter of the DCS

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write, 1
Parameter (DCSW1-S) - Example



Display Command Set (DCS) Write Long (DCSW-L), Data Type = 11 1001 (39h)

"Display Command Set (DCS) Write Long" (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MCU to the display module. The content of payload bytes are "command" with multiple parameter". "Display command Set (DCS) Write Long" (DCSW-L) is used for User Command Set (CMD1) writing only.

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 11 1001b


• Word Count (WC)

Word Count (WC): 0001h

- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "EXTER_SLEEP_MODE (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.





Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example



Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 11 1001b

• Word Count (WC)

Word Count (WC): 0002h

• Error Correction Code (ECC)


• Packet Data (PD):


Data 0: "SET_PIXEL_FORMAT (3Ah)", Display Command Set (DCS)


Data 1: 01hex, Parameter of the DCS

• Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.







Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example



Long Packet (LPa), when a Write (4 parameters) was sent, is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 11 1001b

• Word Count (WC)

Word Count (WC): 0005h

• Error Correction Code (ECC)

• Packet Data (PD):

Data 0: "PARLINES (30h)", Display Command Set (DCS)

Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8]


Data 2: 00hex, 2nd Parameter of the DCS, Start Column SC[7...0]

Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8]

Data 4: 3Fhex, 4th Parameter of the DCS, End Column EC[7...0]

• Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.



Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example



Display Command Set (DCS) Read, No Parameter (DCSRN-S), Data Type = 00 0110 (06h)

"Display Command Set (DCS) Read, No Parameter" (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MCU to the display module. The content of payload bytes are "command" with "00h". Display Command Set (DCS) Read, No Parameter (DCSRN-S) is used for User Command Set (CMD1) reading only.

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

• The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b


Data Type (DT, DI[5...0]): 11 0111b

Maximum Return Packet Size (MRPS)

Data 0: 01hex

Data 1: 00hex

• Error Correction Code (ECC)



Set Maximum Return Packet
Size (SMRPS-S) - Example



Step 2:

• The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Display Command Set (DCS) Read, No Parameter" to the display module

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 00 0110b

• Packet Data (PD)

Data 0: "Read ID1 (DAh)", Display Command Set (DCS)

Data 1: Always 00hex

• Error Correction Code (ECC)



Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3:

The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command, See chapter "Acknowledge with Error Report (AwER)"
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

Null Packet, No Data (NP-L), Data Type = 00 1001 (09h)

"Null Packet, No Data" (NP-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 001001b), from the MCU to the display module. The purpose of this command is keeping data lanes in the high speed mode (HSDT), if it is needed. The display module is ignored Packet Data (PD) what the MCU is sending. Long Packet (LPa), when 5 random data bytes of the Packet Data (PD) were sent, is defined e.g.

2012/03/30 101 Version 0.05



• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 00 1001b

• Word Count (WC)

Word Count (WC): 0005hex

• Error Correction Code (ECC)

• Packet Data (PD):

Data 0: 89hex (Random data)

Data 1: 23hex (Random data)


Data 2: 12hex (Random data)


Data 3: A2hex (Random data)


Data 4: E2hex (Random data)

• Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.







Null Packet, No Data (NP-L) - Example



Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As "start" and "end" are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

- Data Type = 00 0001 (01h) V Sync Start
- Data Type = 01 0001 (11h) V Sync End
- Data Type = 10 0001 (21h) H Sync Start
- Data Type = 11 0001 (31h) H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA.

Sync events should occur in pairs, Sync Start and Sync End, if accurate 1054 pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however. Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.



EoT Packet, Data Type = 00 1000 (08h)

This new short packet is used for indicating the end of a HS transmission to the data link layer. As a result, detection of the end of HS transmission may be decoupled from physical layer characteristics. D-PHY defines an EoT sequence composed of a series of all 1's or 0's depending on the last bit of the last packet within a HS transmission. Due to potential errors, the EoT sequence could wrongly be interpreted as valid data types. Although EoT errors are not expected to happen frequently, the addition of this new packet will enhance overall system reliability.

Older devices compliant to earlier revisions of DSI specification do not support EoT packet generation or detection. All Hosts and Peripheral devices compliant to this revision of DSI specification, and going forward, shall incorporate capability of supporting EoT packet. They shall also provide means for enabling and disabling this capability – implementation specific – to ensure interoperability with older DSI devices not supporting EoT packet.

As mentioned earlier, the main objective of an EoT packet is to enhance overall robustness of the system during HS transmission mode. Therefore, DSI transmitters should not generate an EoT packet when transmitting in LP mode. The data link layer of DSI receivers shall detect and interpret arriving EoT packets regardless of transmission mode (HS or LP modes) in order to decouple itself from the PHY layer. Table below describes how DSI mandates EoT packet support for different transmission and reception modes.

EoT Support for Host and Peripheral

		Host ility enable)			DSI Per (EoT capab	ipheral	
HS N	lode	LP N	Mode	HS N	lode	LP N	lode
Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit
Not Applicable	"Shall"	"Shall"	"Should not"	"Shall"	Not Applicable	"Shall"	"Should not"

Unlike other DSI packets, an EoT packet has a fixed format as follows:

- Data Type = DI [5:0] = 0b001000
- Virtual Channel = DI [7:6] = 0b00
- Payload Data [15:0] = 0x0F0F
- ECC [7:0] = 0x01

The virtual channel identifier associated with an EoT packet is fixed to 0, regardless of the number of different virtual channels present within the same transmission. For multi-Lane systems, the EoT packet bytes are distributed across multiple Lanes.



Color Mode On Command, and, Data Type = 01 0010 (12h)

Color Mode On is a Short packet command that switches a Video Mode display module to 8-colors mode for power saving.

Color Mode Off Command, Data Type = 00 0010 (02h)


Color Mode Off is a Short packet command that returns a Video Mode display module from 8-colors mode to normal display operation.

Blanking Packet (Long), Data Type = 01 1001 (19h)

A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have Sync Event packets interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer number of bytes. Blanking packets may contain arbitrary data as payload. The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte checksum.

Packed Pixel Stream, 16-bit Format, Long packet, Data Type 1228 pe 00 1110 (0Eh)

1 byte 1 by




16-bit per Pixel - RGB Color Format, Long packet



Packed Pixel Stream 16-Bit Format is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the "Green" component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.



18-bit per Pixel (Packed) - RGB Color Format, Long packet

2012/03/30 106 Version 0.05



NT35590


Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).



Pixel Stream, 18-bit Format in Three Bytes, Long packet, Data Type = 101110 (2Eh)



18-bit per Pixel (Loosely Packed) - RGB Color Format, Long packet

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the "packed" format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.


This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

2012/03/30 108 Version 0.05



Packed Pixel Stream, 24-bit Format, Long packet, Data Type = 11 1110 (3Eh)



24-bit per Pixel - RGB Color Format, Long packet

Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

2012/03/30 109 Version 0.05



5.6.2.3.2.2 Packet from the Display Module to the MCU

Used Packet Types


The display module is always using Short Packet (Spa) or Long Packet (Lpa), when it is returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter "Display Command Set (DCS) Read, No Parameter" (DCSRN-S)) or an Acknowledge with Error Report (See chapter: "Acknowledge with Error Report (AwER)" (AwER)).

The used packet type is defined on Data Type (DT). See chapter "Data Type (DT)".

A number of the return bytes are more than the maximum size of the Packet Data (PD) on Long Packet (Lpa) or Short Packet (Spa) when the display module is sending return bytes in several packets until all return bytes have been sent from the display module to the MCU.


It is also possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent on a packet.

Both cases are illustrated for reference purposes below.




Return Bytes

Return Bytes



Return Bytes on Single Packet



Return Bytes on Several Packets - Only for Reference Purposes

2012/03/30 110 Version 0.05



Data Types for Display Module-Sourced Packets

Data Type, (HEX)	Data Type, (BINARY)	Symbol	Description	Packet Size
02h	00 0010	AwER	Acknowledge & Error Report	Short
08h	00 1000	EoT	End of Transmission (EoT) Packet	Short
1Ch	01 1100	DCSRR-L	DCS Long Read Response	Long
21h	10 0001	DCSRR1-S	DCS Short Read Response, 1 Byte returned	Short
22h	10 0010	DCSRR2-S	DCS Short Read Response, 2 Byte returned	Short
1Ah	01 1010	GENRR-L	Generic Long Read Response	Long
11h	01 0001	GENRR1-S	Generic Short Read Response, 1 Byte returned	Short
12h	01 0010	GENRR2-S	Generic Short Read Response, 2 Byte returned	Short

Acknowledge with Error Report (AwER), Data Type = 00 0010(02h)

"Acknowledge with Error Report" (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MCU.

The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to 11, as they are defined on the following table.

Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

Bit	Description
0 🚺	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Reserved
14	Reserved, Set to '0' internally
15	DSI Protocol Violation

These errors are only included on the last packet, which has been received from the MCU to the display module before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.

Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 00 0010b


• Packet Data (PD)

Bit 8: ECC Error, single-bit (detected and corrected)

AwER: 0100h

• Error Correction Code (ECC)


This is defined on the Short Packet (SPa) as follows.



Acknowledge with Error Report (AwER) - Example



It is possible that the display module has received several packets, which have included errors, from the MCU before the MCU is doing Bus Turnaround (BTA). Some examples are illustrated for reference purposes below.




Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check "Read Display Signal Mode (0Eh)" and "Read Number of the Errors on DSI (05h)" commands.

The bit D0 of the "Read Display Signal Mode (0Eh)" command has been set to '1' if a received packet includes an error.

The number of the packets, which are including an ECC (multi and single) or CRC error, are calculated on the RDNUMED register, which can read "Read Number of the Errors on DSI (05h)" command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the "Read Display Signal Mode (0Eh)" command to '0' after the MCU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.



Note1: This information can be interface or packet level communication but it is always from the MCU to the display module in this case.

Note2: CRC or ECC (multi and single) error

2012/03/30 113 Version 0.05



DCS Read Long Response (DCSRR-L), Data Type = 01 1100(1Ch)

"DCS Read Long Response" (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1100b), from the display module to the MCU. "DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 1100b

• Word Count (WC)

Word Count (WC): 0005hex

• Error Correction Code (ECC)

• Packet Data (PD):

Data 0: 89hex

Data 1: 23hex


Data 2: 12hex

Data 3: A2hex

Data 4: E2hex

• Packet Footer (PF)

This is defined on the Long Packet (LP) as follows:



DCS Read Long Response (DCSRR-L) - Example



DCS Read Short Response, 1 Byte Returned (DCSRR1-S), Data Type = 10 0001(21h)

"DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MCU. "DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 10 0001b


• Packet Data (PD)

Data 0: 45hex

Data 1: 00hex (Always)

• Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S), Data Type = 10 0010(22h)

"DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MCU. "DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 10 0010b

• Packet Data (PD)

Data 0: 45hex Data 1: 32hex

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example



Generic Read Long Response (GENRR-L), Data Type = 01 1010(1Ah)

"Generic Read Long Response" (GENRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1010b), from the display module to the MCU. "Generic Read Long Response" (GENRR-L) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module. Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 1010b

• Word Count (WC)

Word Count (WC): 0005hex

• Error Correction Code (ECC)

• Packet Data (PD):

Data 0: 89hex

Data 1: 23hex


Data 2: 12hex

Data 3: A2hex

Data 4: E2hex

• Packet Footer (PF)

This is defined on the Long Packet (LP) as follows.



(GENRR-L) - Example



Generic Read Short Response, 1 Byte Returned (GENRR1-S), Data Type = 01 0001(11h)

"Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0001b), from the display module to the MCU. "Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 0001b

• Packet Data (PD)

Data 0: 45hex

Data 1: 00hex (Always)
• Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows. Packet Header (PH Packet Data (PD) DI ECC Data 1 Data 0 0 0 0 0 0 0 1 0 0 0 0 B2 B5 В6 В1 B2 **B**3 В3 B6 B0 В1 B2 **B**3 B0 В7 B0 B4 **B5** B6 **B7** B0 В1 B4 **B5 B7 B5** B6 **B7** B1 **B**3 М S B s s s s s s s В В В В В В В **Time**

Generic Read Short Response, 1 Byte Returned (GENRR1-S) - Example



Generic Read Short Response, 2 Bytes Returned (GENRR2-S), Data Type = 01 0010(12h)

"Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0010b), from the display module to the MCU. "Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 0010b

• Packet Data (PD)

Data 0: 45hex
Data 1: 32hex

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows. Packet Header (PH Packet Data (PD) DI ECC Data 1 Data 0 0 0 1 0 0 0 B2 B5 В6 В1 B2 **B**3 В3 B6 B0 В1 B2 **B**3 B0 В7 B0 B4 **B5 B6 B7** B0 В1 B4 **B5 B7 B5** B6 **B7** B1 **B**3 B4 М M S B s s s s s s s В В В В В В В **Time**

Generic Read Short Response, 2 Byte Returned (GENRR2-S) - Example



5.6.2.3.3 Communication Sequence

5.6.2.3.3.1 General

The communication sequences can be done on interface or packet levels between the MCU and the display module. See chapters "Interface Level Communication" and "Packet Level Communication". This communication sequence description is for DSI data lanes and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically.

Functions of the interface level communication is described on the following table.

Interface Level Communication

Interface Mode	Abbreviation	Interface Action Description		
	LP-11	Stop state		
	LPDT	Low power data transmission		
	ULPS	Ultra-Low power state		
Low Power	RAR	Remote application reset		
	TEE	Tearing effect event		
	ACK	Acknowledge (No error)		
	ВТА	Bus turnaround		
High Speed	HSDT	High speed data transmission		

Functions of the packet level communication are described on the following table.

Packet Level Communication

Packet Sender	Abbreviation	Packet Size	Packet Description	
	DCSW1-S	SPa	DCS Write, 1 Parameter	
	DCSWN-S	SPa	DCS Write, No Parameter	
MCU	DCSW-L	LPa	DCS Write, Long	
WCO	DCSRN-S	SPa	DCS Read, No Parameter	
	SMRPS-S	SPa	Set maximum return packet size	
	NP-L	LPa	Null packet, No data	
	AwER	SPa	Acknowledge with error report	
Display Module	DCSRR-L	LPa	DCS Read, Long Response	
Display Module	DCSRR1-S	SPa	DCS Read, Short Response	
	DCSRR2-S	SPa	DCS Read, Short Response	



5.6.2.3.3.2 Sequences

DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is defined on chapter "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" and example sequences, how this packet is used, is described on following tables.

DCS Write, 1 Parameter Sequence - Example 1

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>		10:10	Start
2	DCSW1-S	LPDT	=>			
3	-	LP-11	=>			End

DCS Write, 1 Parameter Sequence - Example 2

	MCU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
N1 ()	-	LP-11		<i>J</i> -	-	Start
	DCSW1-S	HSDT)	-	-	
3	-	LP-11	=>	-	-	End



DCS Write, 1 Parameter Sequence - Example 3

	М	CU		Display I	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	9
3	-	LP-11	=>	-	-	
4	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
5	-	-	ů	LÞ:34		If no error => goto line 7 If error => goto line 12
6						
7	11/5			ACK		No error
8				LP-11	-	
9	-	вта	<=>	вта	-	Interface control change from the display module to the MCU
10	-	LP-11	=>	-	-	End
11						
12	-	-	\	LPDT	AwER	Error report
13	-	-	<=	LP-11	-	
14	-	вта	<=>	ВТА	-	
15	-	LP-11	=>	-	-	End



DCS Write, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" is defined on chapter "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" and example sequences, how this packet is used, is described on following tables.

DCS Write, No Parameter Sequence - Example 1

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	LPDT	=>	-		
3	-	LP-11	=>	-		End

DCS Write, No Parameter Sequence - Example 2								
	MCU			Display	Module			
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment		
N1(()	-	LP-11		<i>.</i>	-	Start		
	DCSWN-S	HSDT)) \(\begin{array}{c} => \\ \end{array}	-	-			
3	-	LP-11	=>	10 transferred	-	End		



	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1		LP-11	=>	-	-	Start
2	DCSWN-S	HSDT	=>	-	-	9
3	-	LP-11	=>	-	-	
4	-	ВТА	<= >	ВТА		Interface control change from the MCU to the display module
5	-	-	¢.	LP:IP		If no error => goto line 7 If error => goto line 12
6						
7	115			ACK		No error
8				LP-11	-	
9	-	ВТА	*	ВТА	-	Interface control change from the display module to the MCU
10	-	LP-11	=>	-	-	End
11						
12	-	-	Ų.	LPDT	AwER	Error report
13	-	-	<=	LP-11	-	
14	-	ВТА	<=>	ВТА	-	
15	-	LP-11	÷	-	-	End



DCS Write Long Sequence

A Long Packet (LPa) of "Display Command Set (DCS) Write Long (DCSW-L)" is defined on chapter "Display Command Set (DCS) Write Long (DCSW-L)" and example sequences, how this packet is used, is described on following tables.

DCS Write, Long Sequence - Example 1

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW-L	LPDT	=>	-		
3	-	LP-11	=>	-		End

DCS Write, Long Sequence - Example 2

	MO	MCU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11			-	Start
2	DCSW-L	HSDT			-	
	-	LP-11) \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	-	-	End



DCS Write, Long Sequence - Example 3

	М	CU		Display I	Module	
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control	Direction	Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	
3	-	LP-11	=>	-	-	
4	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
5	-	-	<=	LP:34		If no error => goto line 7 If error => goto line 12
6						
7	11/5			ACK)	No error
8				LP-11	-	
9	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
10	-	LP-11	=>	-	-	End
11						
12	-	-	<=	LPDT	AwER	Error report
13	-	-	<=	LP-11	-	
14	-	ВТА	<=>	ВТА	-	
15	-	LP-11	=>	-	-	End



DCS Write, Long Sequence - Example 4

	M	CU		Display I	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	•	LP-11	Ĥ	-	-	Start
2	DCSW-L	HSDT	=^	-	-	Memory Write (2Ch)
3	DCSW-L	HSDT	Ĥ	-	- "	Memory Write Continue(3Ch)
4	DCSW-L	HSDT	÷			Memory Write Continue(3Ch)
5	DCSW1-S	HSDT	=>			Memory Write Continue(3Ch) with 1 parameter
6	-	LP-11				End
MC						



DCS Read, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" is defined on chapter "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" and example sequences, how this packet is used, is described on following tables.

	М	ICU		Display	Module	
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control	Direction	Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-		Define how many data byte is wanted to read : 1 byte
3	DCSRN-S	HSDT	=^			wanted to get a response ID1 (DAh)
4	-	LP-11	=>			
5	-	ВТА	(=)	ВТА		Interface control change from the MCU to the display module
6	1105		ů (C	LP-1		If no error => goto line 8 If error => goto line 13
7						
	<i>y</i> -		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LPDT	DCSRR1-S	Response 1 byte return
11 9			(=	LP-11	-	
10	-	ВТА	< - >	ВТА	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	ВТА	<=>	ВТА	-	
16	-	LP-11	=>	-	-	End



	M	ICU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	=	:~ 1	
5	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
6	-	-	ů.	LP-11		If no error => goto line 8 If error => goto line 13
7						
8				LPDT	DCSRR-L	Responsed 200 bytes return
9	11/2		\$ (LP-11)	
10	-	ВТА		BTA	-	Interface control change from the display module to the MCU
	-	LP-11	=	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	ВТА	<=>	ВТА	-	
16	-	LP-11	=>	-	-	End



	М	ICU	lufa eti a	Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	-	:~ 1	
5	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
6	-	-	ů.	LP-11		If no error => goto line 8 If error => goto line 14
7						
8				LPDT	DCSRR-L	Responsed 100 bytes return
9	n M		*	LPDT	DCSRR-L	Responsed 100 bytes return
10			118/	LP-11	-	
Mile	-	вта	<=>	вта	-	Interface control change from the display module to the MCU
12	-	LP-11	=>	-	-	End
13						
14	-	-	<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	ВТА	<=>	ВТА	-	
17	-	LP-11	=>	-	-	End



	M	CU		Display I	Module	
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control		Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is
_						wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response
						"Memory Read" (2Eh)
4	-	LP-11	=>	-		
5	-	ВТА	<=>	ВТА		Interface control change from the
						MCU to the display module
6	-	-	<= \(\)	LP-11		If no error => goto line 8
				1/4/11 "		If error => goto line 14
7		4 XX 11				
8		are W		LPDT	DCSRR-L	Responsed 199 bytes return
9	n IN		> <= (LPDT	DCSRR1-L	Responsed 1 byte return
10				LP-11	-	
	-	ВТА		BTA	-	Interface control change from the
				5		display module to the MCU
12	-	LP-11	=>	No constitution of	-	End
13						
14	-	-	<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	ВТА	<=>	ВТА	-	
17	-	LP-11	=>	-	-	End



	МС	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	1	-	-	Define how many data byte is wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	-	-	
5	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
6	-	-	Ų	LP-11		If no error => goto line 8 If error => goto line 14
7						
8	-	-	/ 	LPDT	DCSRR-L	Responsed 198 bytes return
9	-			LPDT	DCSRR2-L	Responsed 2 bytes return
10	n M			LP-11		,
	-	ВТА		ВТА	. (Interface control change from the display module to the MCU
1/12	-	LP-11		-	-	End
13				9.00		
14	-		<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	ВТА	<=>	ВТА	-	
17	-	LP-11	*	-	•	End



Null Packet, No Data Sequence

A Long Packet (LPa) of "Null Packet, No Data (NP-L)" is defined on chapter "Null Packet, No Data (NP-L)" and example sequences, how this packet is used, is described on following tables.

Null Packet, No Parameter Sequence - Example

	M	CU		Display N	lodule	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.
3	-	LP-11	=>	-	-	End





5.6.2.3.3.3 Tearing Effect Bus Trigger Sequences

Tearing Effect Bus Trigger Enable Sequence – DCSW-L and HSDT

	М	CU		Display Module		
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control	Direction	Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSWL	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	ВТА	<= >	ВТА	-	Interface control change from the MCU to the display module
6	-	-	Ų	LP-11		If No Error => Goto Line 8 If Error is Corrected by ECC => Goto Line 19 If Error => Goto Line 30
7						
8	-			ACK		No Error
9	n M		<=	LP-11		/
10	-	ВТА		ВТА		Interface Control Change from the display module to the MCU
	-	LP-11				
12		ВТА	\	ВТА	-	Interface Control Change from the MCU to the display module
13			Ų.	LP-11	-	
14			<=	TEE	-	TE (Escape Trigger) on the next V-Synch.
15			<=	LP-11	-	
16	-	ВТА	<=>	ВТА		Interface Control Change from the display module to the MCU
17		LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
20	-	-	<=	LP-11	-	
21	-	ВТА	<=>	ВТА	-	Interface Control Change from the display module to the MCU
22	-	LP-11	=>	-	-	

2012/03/30 134 Version 0.05



23		ВТА	<=>	ВТА	-	Interface Control Change from the MCU to the display module
24	-		<=	LP-11	-	
25	-		<=	TEE	-	
26	-		<=	LP-11	-	
27	-	ВТА	<=>	ВТА	-	
28	-	LP-11	=>		-	End
29						
30	-	-	<=	LPDT	AwER	Error Report
31	-	-	<=	LP-11	-	
32	-	ВТА	< - >	ВТА		Interface Control Change from the display module to the MCU
33	-	LP-11	=>	WAR		If the MCU is not forcing BTA => Goto Line 34 If the MCU is forcing BTA => Goto Line 36
34	-	LP-11	7 + 1		-@[End
35						
36		ВТА	**	BTA		Interface Control Change from the MCU to the display module
37		((t	LP-11	-	Dead-Lock (No TE information) See Note 2
38	-	LP-11	=>		-	The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	вта	<=>	ВТА	-	Interface Control Change from the MCU to the display module
40	-	-	<=	LP-11	-	
41	-	-	<=	LPDT	AwER	Error Report (Bus Connection Error (BCE) is reported) See Note 2
42	-	-	<=	LP-11	-	
43	-	ВТА	<=>	ВТА	-	Interface Control Change from the display module to the MCU
44	-	LP-11	=>		-	End

Notes:

- 1. Lines 1 17 are needed for every frame.
- 2. Bits 5 and 7 of the AwER are applied.

Tearing Effect Bus Trigger Enable Sequence – DCSW-L and LPDT

2012/03/30 135 Version 0.05



	М	CU		Display	Module	
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control		Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSWL	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11		If No Error => Goto Line 8 If Error is Corrected by ECC => Goto Line 19 If Error => Goto Line 30
7				~ 1 1 1 1 1		
8	-	-		ACK		No Error
9	-	- 1	/ \	LP-11		
10	-	ВТА	<=>	BTA		Interface Control Change from the display module to the MCU
11	1	LP-11			1	
12		вта	V=>	ВТА	-	Interface Control Change from the MCU to the display module
13			<=	LP-11	-	
14			<=	TEE	-	TE (Escape Trigger) on the next V-Synch.
15			\ =	LP-11	-	
16	ı	ВТА	<=>	ВТА	ı	Interface Control Change from the display module to the MCU
17		LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
20	-	-	<=	LP-11	-	
21	-	ВТА	<=>	ВТА	-	Interface Control Change from the display module to the MCU
22	-	LP-11	=>	-	-	
23		вта	<=>	ВТА	-	Interface Control Change from the MCU to the display module

2012/03/30 136 Version 0.05



24	-		<=	LP-11	-	
25	-		<=	TEE	-	
26	-		<=	LP-11	-	
27	-	ВТА	<=>	ВТА	-	
28	-	LP-11	=>		-	End
29						
30	-	-	<=	LPDT	AwER	Error Report
31	-	-	<=	LP-11	-	n
32	-	вта	<=>	ВТА	-	Interface Control Change from the display module to the MCU
33	-	LP-11	=>			If the MCU is not forcing BTA => Goto Line 34 If the MCU is forcing BTA => Goto Line 36
34	-	LP-11	=>	- C 1		End
35						
36	-	вта		ВТА		Interface Control Change from the MCU to the display module
37	u N		\	LP-11		Dead-Lock (No TE information) See Note 2
138	-	LP-11				The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	вта	<=>	вта	-	Interface Control Change from the MCU to the display module
40	-	-	<=	LP-11	-	
41	-	-	<=	LPDT	AwER	Error Report (Bus Connection Error (BCE) is reported) See Note 2
42	-	-	<=	LP-11	-	
43	-	вта	<=>	ВТА	-	Interface Control Change from the display module to the MCU
44	-	LP-11	=>		-	End

Notes:

1. Lines 1 – 17 are needed for every frame.

2. Bits 5 and 7 of the AwER are applied.



Tearing Effect Bus Trigger Enable Sequence –DCSW1-S and HSDT

	MCU			Display Module		
Line	Packet	Interface	Information	Interface	Packet	Comment
	Sender	Mode Control	Direction	Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	-	LP-11	=>	-	-	
4	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
5	-	-	\ =	LP-11		If No Error => Goto Line 8 If Error is Corrected by ECC => Goto Line 19 If Error => Goto Line 30
6			// \/			WW.
7	-	-	/ (≠ `\	ACK	- -	No Error
8	-			LP-11		O a
9	-	ВТА		BTA		Interface Control Change from the display module to the MCU
100	-	LP-11				
11	-	ВТА	<=>	ВТА	-	Interface Control Change from the MCU to the display module
12			\ =	LP-11	-	
13			<=	TEE	-	TE (Escape Trigger) on the next V-Synch.
14			\ =	LP-11	•	
15	-	ВТА	; (ВТА	1	Interface Control Change from the display module to the MCU
16		LP-11	=>	-	-	End
17						
18	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
19	-	-	<=	LP-11	•	
20	1	ВТА	<=>	ВТА	-	Interface Control Change from the display module to the MCU
21	-	LP-11	=>	-	-	
22		ВТА	<=>	ВТА	-	Interface Control Change from the MCU to the

2012/03/30 138 Version 0.05



						display module
23	-		<=	LP-11	-	
24	-		<=	TEE	-	
25	-		<=	LP-11	-	
26	-	ВТА	<=>	ВТА	-	
27	-	LP-11	=>		-	End
28						
29	-	-	<=	LPDT	AwER	Error Report
30	-	-	<=	LP-11	-	
31	-	вта	<=>	вта		Interface Control Change from the display module to the MCU
32	-	LP-11	=>	- 21/2		If the MCU is not forcing BTA => Goto Line 34 If the MCU is forcing BTA => Goto Line 36
33	-	LP-11	*	JII/AI.		End
34						
35	-	вта	\\\ <=>	ВТА		Interface Control Change from the MCU to the display module
36			△ ¶(C	LP-11	7	Dead-Lock (No TE information) See Note 2
37	-	LP-11			-	The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
38	-	ВТА	<=>	ВТА	-	Interface Control Change from the MCU to the display module
39	-	-	<=	LP-11	-	
40	-	-	<=	LPDT	AwER	Error Report (Bus Connection Error (BCE) is reported) See Note 2
41	-	-	<=	LP-11	-	
42	-	ВТА	<=>	ВТА	-	Interface Control Change from the display module to the MCU
43	-	LP-11	=>		-	End

Notes:

1. Lines 1 – 17 are needed for every frame.

2. Bits 5 and 7 of the AwER are applied.



Tearing Effect Bus Trigger Disable Sequence – DCSWN-S and LPDT

Line	MCU			Display Module		
	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-		Start
2	DCSWN-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Disable
3	-	LP-11	=>	-	-	End

Tearing Effect Bus Trigger Disable Sequence – DCSWN-S and HSDT

		MCU		lufti	Display Module					
	Line	Packet	Interface	Information Direction	Interface	Packet	Comment			
		Sender	Mode Control	Direction	Mode Control	Sender				
	1	-	LP-11	*			Start			
	2	DCSWN-S	HSDT			- 0	Tearing Effect Bus Trigger Disable			
		ЕоТр	HSDT				End of Transmission Packet			
	3	-	LP-11	h	_n- ((End			
(h)	MOVIAILE DISCLUSION DI									



5.6.2.4 Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

5.6.2.4.1 Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. In the following sections, Burst Mode refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- Non-Burst Mode with Sync Pulses enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- Burst mode RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scanline during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero, and burst mode will be indistinguishable from non-burst mode.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID


The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. If necessary, a horizontal scanline of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.

2012/03/30 141 Version 0.05






DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

5.6.2.4.2 Non-Burst Mode with Sync Pulses

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End


Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

2012/03/30 142 Version 0.05



5.6.2.4.3 Non-Burst Mode with Sync Events

This mode is a simplification of the format described in section 5.8.2.4.2 "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.




DSI Video Mode Interface Timing: Non-burst Transmission

As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.



5.6.2.4.4 Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

2012/03/30 144 Version 0.05



5.6.2.4.5 Parameters

Below table documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The host processor shall meet these requirements to ensure interoperability.

Required Peripheral Timing Parameters (Base on 800RGBx1280)

Symbol	Parameter	Condition	Min	Тур	Max	Units
BR _{PHY}	Bit rate per Lane (Note3)	WXGA(800RGB x 1280)	80	-	850	Mbps
tL	Line time	WXGA(800RGB x 1280)		12,9 (Note 1)		us
t _{HBP}	Horizontal back porch	WXGA(800RGB x 1280)	0.1		-	us
t _{HACT}	Time for image data	4 data lane	9.6		(Note 2)	us
HACT	Active pixels per line	WXGA(800RGB x 1280)		800	7	pixels
t _{HFP}	Horizontal front porch		0.1		· ·	us
VSA	Vertical sync active			1111-2.	-	Н
VBP	Vertical back porch		2		-	Н
VACT	Active lines per frame	WXGA(800RGB x 1280)	9	1280	_	Н
VFP	Vertical front porch		6	-	-	Н

Note 1: Frame rate (Typ) = 60Hz, and VBP is set to 2 / VFP is set to 6.

Note 2: thacT (max)= tL - thep - thep

Noet 3: For MIPI speed limitation :

[1] Per lane bandwidth is 850Mbps,

[2] Total Bit Rate: 2Gbps for 8-8-8; 1.5Gbps for 6-6-6; 1.33Gbps for 5-6-5.



5.6.2.5 Memory access for DSI Command Mode


Different display data formats are available for three colors depth supported by the NT35590 listed below.

65k colors, RGB 5-6-5-bits input. Register command 3Ah="05h"


262k colors, RGB 6-6-6-bits input. Register command 3Ah="06h"


16.7M colors, RGB 8-8-8-bits input. Register command 3Ah ="07h"

5-6-5-bits (**65K** colors, base on FMT16B_NK_EN = 1)




One Pixel Bit and Color Write Orders





One Pixel Bit and Color Write Orders

6-6-6-bits (262K colors)




One Pixel Bit and Color Write Orders

2012/03/30 146 Version 0.05



8-8-8-bits (16.7M colors)








5.6.2.5.1 Memory Writing


16 bit/pixel writing (65K colors, base on FMT16B_NK_EN = 1)



One Pixel Bit and Color Write Orders

One Pixel Bit and	d Color Write Orders	
ne MCU can send to the	e display module a following packet	
	Packet Header (PH)	
DI	WC(Least Significant Byte) WC(Most Significant By	te) ECC
39hex (DCSW-L)	03hex 00hex	36hex
1 0 0 1 1 1 0	0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1 0 1 1 0 0
B B B B B B B B B B B B B B B B B B B	B B B B B B B B B B B B B B B B B B B	B B B B B B B B B B B B B B B B B B B
s	M L S S S B B Time	M L M S B B B
	Packet Data (PD)	

Data 0 - DCS (Note1) Data 1 Red, Green [0:2] Data 2 - Green [3:5], Blue 2Chex (Memory Write) 12hex 0 0 1 1 0 1 0 0 1 0 0 0 1 0 0 0 0 0 1 0 0 0 M S B S S B B S S B B Time




One Pixel Write (DCSW-L)


2012/03/30 148 Version 0.05



16 bit/pixel writing (65K colors, base on FMT16B_NK_EN =0)



One Pixel Bit and Color Write Orders



Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in one different packets which are ending and starting as follows:


RG – GB (2 packets)

3. Packet can include several pixels (Not only one pixel as in this example)

2012/03/30 149 Version 0.05




Packet Header (PH)



Red/Green[0:2] Subpixel Write (DCSW1-S)

Note: DCS (Data 0) can also be "Memory Write" (2Ch) command

Packet Header (PH)



Green[3:5]Blue Subpixel Write (DCSW1-S)


Notes:

1. DCS (Data 0) cannot be "Memory Write" (2Ch) command. It must always be "Memory Write Continue" (3Ch)

2. Previous data byte was R[0:4]G[0:2]




18 bit/pixel writing



One Pixel Bit and Color Write Orders

The MCU can send to the display module a following packet




Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in two or three different packets starting as follows:
- R GB (2 packets)
- RG B (2 packets)
- R-G-B (3 packets)
- 3. Packet can include several pixels (Not only one pixel as in this example)

2012/03/30 151 Version 0.05

RE RE






Blue Subpixel Write (DCSW1-S)

Note: DCS (Data 0) cannot be "Memory Write" (2Ch) command

Packet Header (PH) Packet Data DI Data 0 (DCS) Data 1 (Parameter) ECC 15hex (DCSW1-S) 21hex 01hex - Green 1 0 1 0 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 M L S S B B M L S S B B ∟ов M S B SB Time

Green Subpixel Write (DCSW1-S)

Note: DCS (Data 0) cannot be "Memory Write" (2Ch) command




Red Subpixel Write (DCSW1-S)

Note: DCS (Data 0) can also be "Memory Write Continue" (3Ch) command




24 bit/pixel writing



One Pixel Bit and Color Write Orders

The MCU can send to the display module a following packet



Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in two or three different packets which are ending and starting as

follows:

- *R* − *GB* (2 packets)
- RG B (2 packets)
- R-G-B (3 packets)
- 3. Packet can include several pixels (Not only one pixel as in this example)

2012/03/30 153 Version 0.05




Packet Header (PH) Packet Data Data 0 (DCS) Data 1 (Parameter) ECC 15hex (DCSW1-S) 3Chex (Memory Write Continue 01hex - Blue 21hex 0 0 0 0 0 0 0 0 0 L S B M L S S B B М S B S S B S B S B Time

Blue Subpixel Write (DCSW1-S)

Notes:

1. DCS (Data 0) cannot be "Memory Write" (2Ch) command. It must always be "Memory Write Continue" (3Ch)

2. Previous data byte was G[0:7]




Green Subpixel Write (DCSW1-S)

Notes:

- 1. DCS (Data 0) cannot be "Memory Write" (2Ch) command. It must always be "Memory Write Continue" (3Ch)
- 2. Previous data byte was R[0:7]






Red Subpixel Write (DCSW1-S)

Note: DCS (Data 0) can also be "Memory Write Continue" (3Ch) command




5.6.2.5.1 Memory Reading

24 bit/pixel Reading



One Pixel Bit and Color Read Orders

The display module can send to the MCU following packets after the MCU has sent a read command "Memory Read (2Eh)" or "Memory Read Continue (3Eh)".




One Pixel Read Response (DCSRR-L)

Note: It is possible that one pixel information is split in two or three different packets:

- R GB (2 packets)
- RG B (2 packets)
- R-G-B (3 packets)






Red Subpixel Response (DCSRR1-S)

Notes:

1. Data 1 is always 00h

2. Previous data byte was B[0:7]




Green Subpixel Response (DCSRR1-S)

Notes:

1. Data 1 is always 00h

2. Previous data byte was R[0:7]



Blue Subpixel Response (DCSRR1-S)

Notes:

1. Data 1 is always 00h

2. Previous data byte was G[0:7]

2012/03/30 156 Version 0.05



5.7 Window Address Function

The window address function allows writing RAM data consecutively within the window address area which are determined by setting the horizontal address register (XSA and XEA) and vertical address register (YSA and YEA). The MV, MX and MY bits determine the transition direction of the RAM address (refer to CMD1 register 36h).

The RAM address (XAD[10:0], YAD[10:0]) must be set within the window address area, and the window address must be made within the GRAM address map area.

For 800RGB x 1280 Resolution:

[Window Address Area Setting Range]

(Horizontal Direction) → 0000h ≤ XSA ≤ XEA ≤ 031Fh

(Vertical Direction) → 0000h ≤ YSA ≤ YEA ≤ 04FFh

[RAM Address Setting Range]

(RAM Address) → XSA ≤ XAD[10:0] ≤ XEA

YSA ≤ YAD[10:0] ≤ YEA

5.8 Reduced Power Consumption Drive Settings

The NT35590 supports various methods for reducing power consumption. Generally speaking, a balance will need to be found between reduced power consumption and display quality. In addition, the power consumption also depends on the characteristics of the panel. Review the various methods to determine which one will provide the optimal balance between reduced power consumption and display quality.

Frame Rate Setting

The NT35590 is able to change the liquid crystal polarity inversion cycle by setting the RTN bits to change the frame frequency. Setting a lower frequency in the partial display operation will reduce power consumption. For more information, refer to "Frame-Frequency Adjustment Frequency".



5.9 Frame-Frequency Adjustment Function

The NT35590 provides a function to adjust the frame frequency for driving liquid crystal by setting the RTN bits without changing the oscillation frequency.

Changing the frame frequency is permissible when a moving picture or still picture is displayed on the screen; a high oscillation frequency should be set in this case. By changing the RTN settings, the NT35590 can function at a low frame frequency to display a still picture (reducing power consumption), and at a high frame frequency when displaying a moving picture (which requires data to be rewritten at high speed).

Relationship between Liquid Crystal Drive Duty and the Frame Frequency

The formula below is used to calculate the relationship between the liquid crystal drive duty and the frame frequency. The frame frequency is determined by setting the 1H period adjustment (RTN) bit.

Equation for calculating frame frequency:

FrameFreuency = $\frac{11\pm 5\%(MHz)}{2714}$

FOSC: Display Reference Clock

RTN: Number of clocks per line.

Line: Display Line Number

FP: Number of lines for front porch.

BP: Number of lines for back porch.

DIV: Divisor



5.10 GAMMA Function

The structure of grayscale amplifier is shown as below. The 30 voltage levels between GVDDP/GVDDN and GND determined by the gradient adjustment register, the reference adjustment register, the amplitude adjustment resister and the micro-adjustment register.




Figure 5.11.1 Gamma Architecture for NT35590

2012/03/30 159 Version 0.05



5.11 Reset Function

The RESET function of NT35590 is triggered by a RESX input. After reset function triggered, the NT35590 enter a reset period, and the duration of this period must be at least 1ms. During this period, the NT35590 and its power circuit is initialized. In the meanwhile, because the NT35590 will be in a busy state, neither instruction from MPU nor GRAM data access request are not acceptable. In addition, for power-on reset case, there will be a 20 ms period for oscillator to be stable. Therefore, any instructions or GRAM access request must be made after this 20 ms period is over.

Initial States of Output Pins

The following table represents the output pins and its initial state

Output Pins	Initial State
Liquid crystal driver (Source driver output)	All output VSS
VCOMDC3	Disabled (VSS level output)
GVDD P/N	Disabled (VSS level output)
AVDD	vci
AVEE	(VSS)
CGOUT_R1~R27, CGOUTL1-L27	Disabled (VSS level output)
FTE2PTE1	Disabled (VSS level output)
	High(= VDDI): (using SPI Interface)
sbo	Hi-z(when not using SPI Interface)
D23-0,SDi	Hi-Z
VGH	VCI
VGL	VSS
VGHO	VSS
VGLO	VSS
VCL	VSS
VDC1	VSS



Initial States of Input / Output Pins

The following table represents the input/output pins and its initial state

Input/Output Pins	Initial State	
C11P/M	Hi-z	
C12P/M	Hi-z	
C13P/M	Hi-z	
C14P/M	Hi-z	
C15P/M	Hi-z	$\mathbb{R}^{\mathbb{N}}$
C16P/M	Hi-z	
C17P/M	Hi-z	711 _
C18P/M	HI-2	
C21P/M	Ni-z)	
C22P/M	HI-z	
C23P/M	Hi-z	S
C24P/M	Hi-Z	
C31P/M	Hi-z	
C32P/M	Hi-z	
G41P/M	Hi-z	
C42P/M	Hi-z	

Notes: The initial states of input/output pins listed above are proper under the condition that LCD module is connected as shown in the connection example.

Initial State of Instruction Set

The initial state of instruction set is listed in next chapter, and the default values are shown in the parenthesis of each instruction bit cell.


Initial State of RAM Data

The data in RAM is not automatically initialized in RESET period, and must be initialized by software before display-on instruction is made.



5.12 Basic Operation Mode

The basic operation mode of NT35590 is illustrated below. When changing from one mode to another, make sure to follow the sequence indicated in the figure.





5.13 Power On/Off Sequence

The power supply ON/OFF setting for Display ON/OFF, Standby Set/Exit, and Sleep Set/Exit sequences is illustrated in figure below.





Figure 5.13.1 Power Supply Setting Sequence

Note, If user wants to change the LTPS timing, frame rate, porch settings, it would be necessary to delay 6 frames or more after sleep out command.




5.13.1 Power Supply On/Off setting sequence



Note 1: The RESX waveform #1 is better than #2

Note 2: After Sleep-Out command, Driver IC will reload MTP registers. Therefore, any initial settings (such as 3A00h, 3B00h~3B04h, ..etc.) by SPI or MIPI should be set after Sleep-Out command with minimum delay time 100ms.


Note 3: If system could supply the VDDI/VDDAM/VCI at the same time, we suggest to use this kind of power supply setting sequence.





5.13.2 Power Ramp-up/down SPEC

Power Ramp Up and Down Spec





5.14 Instruction Setting Sequence

When setting instruction to the NT35590, the sequences shown in below figures must be followed to complete the instruction setting.

5.14.1 Sleep SET/EXIT Sequences




Figure 5.14.1 Sleep SET/EXIT Sequences

Note. If user wants to change the LTPS timing, frame rate, porch settings, it would be necessary to delay 6 frames or more after sleep out command.

2012/03/30 166 Version 0.05



5.14.2 Deep Standby Mode ENTER/EXIT Sequences




Figure 5.14.2 Deep Standby Mode ENTER/EXIT Sequences




5.15 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE

5.15.1 Register Loading Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller. If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of this command is D7). If those both values are not same, this bit (D7) is not inverted (= increased by 1).

The flow chart for this internal function is following:



Note:

1. There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DDh), by the display module.

2012/03/30 168 Version 0.05




5.15.2 Functionality Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1).

The flow chart for this internal function is following:



Note: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.

2012/03/30 169 Version 0.05



6. Command Descriptions

MIPI/SPI_8 Interface Application




Figure 6.1 Working Flow for Accessing Registers in CMD1 / CMD2 for MIPI / SPI_8 interface.

2012/03/30 170 Version 0.05



The address mapping of registers for these 2 command sets is summarized as table below:

		User Comman	d Set (CMD1)		
	М	IPI / SPI_8		СР	PU (For Test Mode)
Command Table	Data Type	Address	8-bits	Address	16-bits
	Data Type	Parameter	8-bits	Parameter	16-bits
XXh	DCS Short Write,	Address	XXh	Address	XX00h
AAII	No Parameter	Audiess	AAII	Address	AAOOII
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX00h
75th F F Granioto	1 Parameter	Parameter	PA1h	Parameter	PA1h
		Address	XXh	Address	XX00h
XXh + 2 Parameters	DCS LongWrite with 2 Parameters	Parameter 1	PA1h	Parameter 1	PA1h
AAII + 2 I didilieteis		Parameter 2	PA2h	Address	XX01h
				Parameter 2	PA2h
		Address	XXh	Address	XX00h
		Parameter 1	PA1h	Parameter 1	PA1h
		Parameter 2	PA2h	Address	XX01h
		Parameter 3	PA3h	Parameter2	PA2h
		:	:	Address	XX02h
XXh + n Parameters	DCS Long Write with	:	:	Parameter3	PA3h
(n > 2)	n Parameters	Parameter n-th	PAnh	Address	XX03h
				Parameter4	PA4h
				:	:
				:	:
				Address	XXXnh
				Parameter n	PAnh

Note: CMD1 is for Basic Display Control Setting use only

Manufacture Command Set (Register Page 0 of CMD2)									
	М	IPI / SPI_8		CPU (Fo	or Test Mode)				
Command Table	Data Tuna	Address	8-bits	Address	16-bits				
	Data Type	Parameter	8-bits	Parameter	16-bits				
XXh	DCS Short Write, No Parameter	Address	XXh	Address	XX40h				
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX40h				
AAII + I Falailletei	1 Parameter	Parameter	PA1h	Parameter	PA1h				

Note: Page0 of CMD2 is for Power / MTP / Gamma setting use only

2012/03/30 171 Version 0.05



Manufacture Command Set (Register Page 1 of CMD2)								
	М	IPI / SPI_8		CPU (For Test Mode)				
Command Table	Data Type	Address	8-bits	Address	16-bits			
	Data Type	Parameter	8-bits	Parameter	16-bits			
XXh	DCS Short Write,	Address	XXh	Address	XX50h			
AAII	No Parameter	Address	XXII	Address	XX30II			
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX50h			
AAII T I Falallielei	1 Parameter	Parameter PA1h		Parameter	PA1h			
Note: Page1 of CMD2 is for Gamma setting use only								

Manufacture Command Set (Register Page 3 of CMD2)									
	М	IPI / SPI_8		CPU (For Test Mode)					
Command Table	Doto Type	Address	8-bits	Address	16-bits				
	Data Type	Parameter	8-bits	Parameter	16-bits				
XXh	DCS Short Write,	Address	XXh	Address	XX70h				
AAII	No Parameter	Address	7711	Address	XX/011				
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX70h				
AAIITIFalallietei	1 Parameter	Parameter	PA1h	Parameter	PA1h				

Note: Page2 of CMD2 is for Image Enhancement use only

Manufacture Command Set (Register Page 3 of CMD2)									
	М	IPI / SPI_8		CPU (Fo	or Test Mode)				
Command Table	Data Type	Address	8-bits	Address	16-bits				
	Data Type	Parameter	8-bits	Parameter	16-bits				
XXh	DCS Short Write,	Address	XXh	Address	XX70h				
AAII	No Parameter	Address	AA II	Address	XX70II				
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX70h				
AAHTITAIAHIELEI	1 Parameter	Parameter	PA1h	Parameter	PA1h				

Note: Page3 of CMD2 is for CABC Function Setting use only

Manufacture Command Set (Register Page 4 of CMD2)									
	М	IPI / SPI_8		CPU (For Test Mode)					
Command Table	Data Type	Address	8-bits	Address	16-bits				
	Data Type	Parameter	8-bits	Parameter	16-bits				
XXh	DCS Short Write,	Address	XXh	Address	XX80h				
AAII	No Parameter	Address	XXII	Address	XXXXII				
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX80h				
AAII T I Falaillelei	1 Parameter	Parameter	PA1h	Parameter	PA1h				

Note: Page4 of CMD2 is for Display LTPS timing setting use only

2012/03/30 172 Version 0.05



6.1 User Command Set (Command 1)

	 	ia oct	(Command 1)									
MI	PI Interface	Other I/F	Instruction	Non MIPI	D7	D6	D5	D4	D3	D2	D1	D0
CMD	Parameter	Address		D[15 : 8]								
00h	-	0000h	NOP				1	No Argume	ent			
01h	-	0100h	SOFT_RESET				1	No Argume	ent			
	1st Parameter	0400h	RDID1	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10
04h	2nd Parameter	0401h	RDID2	00h	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20
	3rd Parameter	0402h	RDID3	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30
05h	1st Parameter	0500h	RDNUMED	00h				D[7	7:0]		21	
0Ah	1st Parameter	0A00h	GET_POWER_MODE	00h	D7	D6	D5	D4	D3	D2	0	0
0Bh	1st Parameter	0B00h	GET_ADDRESS_MODE	00h	D7	D6	D5	D4	D3	D2	0	0
0Ch	1st Parameter	0C00h	GET_PIXEL_FORMAT	00h	0	D6	D5	D4	0	D2	D1	D0
0Dh	1st Parameter	0D00h	GET_DISPLAY_MODE	00h	0	0	D5	D4	D3	D2	D1	D0
0Eh	1st Parameter	0E00h	GET_SIGNAL_MODE	00h	D7	D6	D5	D4	D3	D2	0	D0
0Fh	1st Parameter	0F00h	RDDSDR	00h	D7	D6	0	70 [0	0	0	D0
10h	-	1000h	ENTER_SLEEP_MODE	Л	<i>*</i>			No Argumei	nt	111		
11h	-	1100h	EXIT_SLEEP_MODE		~ [((No Argumei	nt			
12h	2-11	1200h	ENTER_PARTIAL_MODE					No Argumei	nt			
13h		1300h	ENTER_NORMAL_MODE	J				No Argumei	nt			
20h	٧ ((2000h	EXIT_INVERT_MODE)			No Argumei	nt			
21h	-	2100h	ENTER_INVERT_MODE		Ng Au			No Argumei	nt			
22h	-	2200h	ALLPOFF					No Argumei	nt			
23h	-	2300h	ALLPON					No Argumei	nt			
26h	1st Parameter	2600h	GAMSET	00h				GC[7:0]			
28h	-	2800h	SET_DISPLAY_OFF					No Argumei	nt			
29h	-	2900h	SET_DISPLAY_ON					No Argumei	nt			
	1st Parameter	2A00h		00h	0	0	0	0	0	XSA10	XSA9	XSA8
	2nd Parameter	2A01h	SET_HORIZONTAL_ADDRE	00h	XSA7	XSA6	XSA5	XSA4	XSA3	XSA2	XSA1	XSA0
2Ah	3rd Parameter	2A02h	ss	00h	0	0	0	0	0	XEA10	XEA9	XEA8
	4th Parameter	2A03h		00h	XEA7	XEA6	XEA5	XEA4	XEA3	XEA2	XEA1	XEA0
	1st Parameter	2B00h		00h	0	0	0	0	0	YSA10	YSA9	YSA8
	2nd Parameter	2B01h	ort venture :	00h	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0
2Bh	3rd Parameter	2B02h	SET_VERTICAL_ADDRESS	00h	0	0	0	0	0	YEA10	YEA9	YEA8
	4th Parameter	2B03h		00h	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0
2Ch	-	2C00h	WRITE_MEMORY START	00h	D7	D6	D5	D4	D3	D2	D1	D0

2012/03/30 173 Version 0.05



M	IPI Interface	Other I/F		Non								
CMD	Parameter	Address	Instruction	MIPI D[15 : 8]	D7	D6	D5	D4	D3	D2	D1	D0
2Eh	-	2E00h	READ_MEMORY_START	00h	D7	D6	D5	D4	D3	D2	D1	D0
	1st Parameter	3000h		00h	0	0	0	0	0	PSL10	PSL9	PSL8
	2nd Parameter	3001h		00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0
30h	3rd Parameter	3002h	SET_PARTIAL_AREA	00h	0	0	0	0	0	PEL10	PEL9	PEL8
	4th Parameter	3003h		00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0
34h	-	3400h	SET_TEAR_OFF					No Argume	nt	70	W	
35h	1st Parameter	3500h	SET_TEAR_ON	00h	TEW3	TEW2	TEW1	TEW0	075	0	TEP	M
36h	1st Parameter	3600h	SET_ADDRESS_MODE	00h	MY	MX	MV	ML	RGB	МН	70	0
38h	-	3800h	EXIT_IDLE_MODE					No Argume	nt	3		
39h	-	3900h	ENTER_IDLE_MODE		\mathcal{L}		111/	No Argume	nt			
3Ah	1st Parameter	3A00h	SET_PIXEL_FORMAT	00h	0	VIPF2	VIPF1	VIPF0	0	IFPF2	IFPF1	IFPF0
	1st Parameter	3B00h	RGBCTRL	ooh		CRCM	9	0 6	DP	EP	HSP	VSP
	2nd Parameter	3B01h		00h	0	0	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
3Bh	3rd Parameter	3B02h	RGBPRCTR	00h	0	0	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0
6	4th Parameter	3B03h	NODI NOTA	00h	0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
$/\!\!/\!\!/$	5th Parameter	3B04h		00h	0	0	HFP5	HFP4	HFP3	HFP2	HFP1	HFP0
3Ch		3C00h	RAMWRC	00h	D7	D6	D5	D4	D3	D2	D1	D0
3Eh	-	3E00h	RAMRDC	00h	D7	D6	D5	D4	D3	D2	D1	D0
44h	1st Parameter	4400h	SET_TEAR_SCANLINE	00h	0	0	0	0	0	N10	N9	N8
4411	2nd Parameter	4401h	SET_TEAK_SCANLINE	00h	N7	N6	N5	N4	N3	N2	N1	N0
45h	1st Parameter	4500h	RDSCL	00h	SL15	SL14	SL13	SL12	SL11	SL10	SL9	SL8
-1011	2nd Parameter	4501h	NBOOL	00h	SL7	SL6	SL5	SL4	SL3	SL2	SL1	SL0
4Fh	1st Parameter	4F00h	ENTER_DSTB_MODE	00h	0	0	0	0	0	0	0	DSTB
51h	1st Parameter	5100h	WRDISBV	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0
52h	1st Parameter	5200h	RDDISBV	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0
53h	1st Parameter	5300h	WRCTRLD	00h	0	0	BCTRL	0	DD	BL	0	0
54h	1st Parameter	5400h	RDCTRLD	00h	0	0	BCTRL	0	DD	BL	DB	G
55h	1st parameter	5500h	WR PWR SAVE	00h	IMA	AGE_ENHAI	NCEMENT [3:0]	0	0	CABC_C	OND[1:0]
56h	1st parameter	5600h	RDPWR SAVE	00h	IMA	AGE_ENHAI	NCEMENT [3:0]	0	0	CABC_C	OND[1:0]
5Eh	1st Parameter	5E00h	WRCABCMB	00h				СМВ	[7:0]			
5Fh	1st Parameter	5F00h	RDCABCMB	00h				СМВ	[7:0]			

2012/03/30 174 Version 0.05



	MI	PI Interface	Other I/F Address	Instruction	Non MIPI	D7	D6	D5	D4	D3	D2	D1	D0		
C	MD	Parameter	Address		D[15 : 8]										
		1st Parameter	A100h		00h			SII	D[7 : 0]: LSB	of Supplier	· ID				
	-	2nd Parameter	A101h		00h			SID)[15: 8]: MSE	3 of Supplie	r ID				
		3rd Parameter	A102h		00h	MID[7 : 0]: LSB of Model Number ID MID[15 : 8]: MSB of Model Number ID									
,	\1h	4th Parameter	A103h	RDDDBS	00h			MID[15	: 8]: MSB o	f Model Nur	mber ID				
		5th Parameter	A104h		00h			RIE	D[7 : 0]: LSB	of Revision	ı ID				
		6th Parameter	A105h		00h		1	RID	[15 : 8]: MSI	B of Revisio	n ID				
L		7th Parameter	A106h		00h	1	1	1	1	1	1		1		
		1st Parameter	A800h		00h			SII	D[7 : 0]: LSE	of Supplier	-ID				
		2nd Parameter	A801h		00h			SID	[15: 8]: MSE	3 of Supplie	r ID	// N			
		3rd Parameter	A802h		00h			MID[7	: 0]: LSB of	Model Num	ber ID				
,	\8h	4th Parameter	A803h	RDDDBC	00h			MID[15	: 8]: MSB o	f Model Nur	mber ID				
		5th Parameter	A804h		00h	ala		RIE	0[7 : 0]: LSB	of Revision	ı lp				
		6th Parameter	A805h	1	00h		110	RID	[15 : 8]: MS	B of Revision	n ID	3			
		7th Parameter	A806h		00h		1		110	1	1	1	1		
A	AAh	1st Parameter	AA00h	RDFCS	00h	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0		
		1st Parameter	AB00h		00h	AWER15	AWER14	AWER13	AWER12	AWER11	AWER10	AWER9	AWER8		
۱ (\Bh	2nd Parameter	AB01h	MIPI Error Report	00h	AWER7	AWER6	AWER5	AWER4	AWER3	AWER2	AWER1	AWER0		
	ACh.	1st Parameter	AC00h	DCS Long Write Payload	00h	LPa15	LPa14	LPa13	LPa12	LPa11	LPa10	LPa9	LPa8		
	CIL	2nd Parameter	AC01h	Counter	00h	LPa7	LPa6	LPa5	LPa4	LPa3	LPa2	LPa1	LPa0		
A	λEh	1st Parameter	AE00h	STB EDGE POSITION	00h			S	TB_EDGI	E_SEL[7	:0]				
A	λFh	1st Parameter	AF00h	RDCCS	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0		
E	30h	1st Parameter	B000h	VC DIV ODTION				VS_I	DLY_OPTIO	N[7:0]					
E	31h	1st Parameter	B100h	VS_DLY_OPTION	00h	0	0	0	0	0	VS_D	LY_OPTION	[10:8]		
E	BAh	1st Parameter	BA00h	SET_MIPI_LANE	00h	0	0	0	0	0	0	DSI_LA	NE[1:0]		
E	3Ch	1st Parameter	BC00h	3D-Barrie Ctrl	00h	0	0	EN_PORT RAIT	EN_3D	0	INTERLAC	E_SEL[1:0]	0		
C	C2h	1st Parameter	C200h	SETDSIMODE	00h	0	0	0	RM	0	0	DM	[1:0]		
	OAh	1st Parameter	DA00h	RDID1	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		
	DBh	1st Parameter	DB00h	RDID2	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20		
	Ch	1st Parameter	DC00h	RDID3	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		
ſ	-4h	1st Parameter	F400h	Novatek ID	00h	1	0	0	1	0	0	0	0		
F	Bh	1st Parameter	FB00h	Reload CMD1	00h	0	0	0	0	0	0	0	Reload_ CMD1		
F	Eh	-	FE00h	RD_CMDSTATUS	00h	0	0	CMD2_P4	CMD2_P3	CMD2_P2	CMD2_P1	CMD2_P0	CMD1		
F	Fh	-	FF00h	CMD Page Select	00h				PAGE_S	SEL[7:0]	T				

2012/03/30 175 Version 0.05



(0000h) NOP: No Operation

Address (MIPI	I/F)			00h			Ac	cess Attrib	ute	W
Address (Other	· I/F)			0000h			Numb	0		
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter		No Argument								N/A

Description	- This command performs no operation and is ignored by the device.								
Restriction	- 1								
	Status Availability								
	Normal Mode On, Idle Mode Off, Sleep Out								
Register Availability	Normal Mode On, Idle Mode On, Sleep Out Yes								
	Partial Mode On, Idle Mode Off, Sleep Out Yes								
	Partial Mode On, Idle Mode On, Sleep Out Yes								
	Sleep In Yes								
Default Value	N/A-P								
	MO DISCLO								

(0100h) SOFT_RESET: Software Reset

Address (MIPI I/F)				01h		Ac	cess Attrib	W		
Address (Other I/F)				0100h			Numbe	N/A		
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter		No Argument								

Description	- When the Software Reset command is written, it causes a se	oftware reset. It resets the commands and parameters to							
Description	their S/W Reset register values and all source & gate outputs are set to GND (display off).								
	(1) It will be necessary to wait 20msec before sending new co	ommand following software reset.							
	(2) The display module loads all display supplier's factory def	fault values to the registers during 8 msec.							
Restriction	(3) If Software Reset is applied during Sleep Out mode, it wi	Il be necessary to wait 120 msec before sending Sleep-							
	Out command.								
	(4) Software reset command cannot be sent during Sleep Ou	t sequence.							
	Status	Availability							
	Normal Mode On, Idle Mode Off, Sleep Out	Yes							
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes							
,	Partial Mode On, Idle Mode Off, Sleep Out	Yes							
		Yes							
	Partial Mode On, Idle Mode On, Sleep Out	Yes							
	Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes							



(0400h) RDID: Read Display ID

Ad	dress (MIPI I/F	·)		04	4h			Access Attribute				
Ado	dress (Other I/I		0400h -	~ 0402h		Numb	er of Parar	neter(s) via	a MIPI I/F	3 Default Value		
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]		
0400h	Parameter 1	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	N/A	
0401h	Parameter 2	00h	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	N/A	
0402h	Parameter 3	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	N/A	

- This read byte returns display identification information.

The 1st parameter (ID17 to ID10): LCD module's manufacturer ID.

The 2nd parameter (ID26 to ID20): LCD module/driver version ID.

It is defined by display supplier and changes each time a revision is made to the display, material or construction

specifications. See Table:

_			
Des	cri	nti	Λn
		μu	ייי

ID Byte Value	Version	Change
8'h80	Version1	:
8'h81	Version2	:
8'h82	Version3	:

The 3rd parameter (ID37 to ID30): LCD module/driver ID.

Restriction

Register Availability

Status	Availability				
Normal Mode On, Idle Mode Off, Sleep Out	Yes				
Normal Mode On, Idle Mode On, Sleep Out	Yes				
Partial Mode On, Idle Mode Off, Sleep Out	Yes				
Partial Mode On, Idle Mode On, Sleep Out	Yes				
Sleep In	Yes				

0400h ~ 0402h:

Default Value

Status		Default Value						
Status	0400h	0401h	0402h					
Power On Sequence	N/A	N/A	N/A					
S/W Reset	N/A	N/A	N/A					
H/W Reset	N/A	N/A	N/A					

2012/03/30 178 Version 0.05

(0500h) RDNUMED: Read Number of the Error on DSI

Address (MIPI I/F)				05h			Ac	cess Attrib	R				
Address (Other I/F)				0500h			Numbe	er of Param	eter(s)	1			
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value			
Parameter	00h	D7	D6	D5	D4	D3	D2	D1	D0	00h			

- The first parameter is telling a number of the errors on DSI. The more detailed description of the bits is explained in below. D[6:0] bits are telling a number of the errors. D[7] is set to '1' if there is overflow with P[6:0] bits. D[7:0] bits are set to '0's (as well as GET_SIGNAL_MODE (0Eh)'s D0 is set '0' at the same time) after there is sent **Description** the second parameter information (= The read function is completed). Please also refer to the sections: "Acknowledge with Error Report (AwER)" and "Read Display Signal Mode (0Eh)". Restriction Status **Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes **Register Availability** Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Status Default Value** Power On Sequence 00h **Default Value** S/W Reset 00h H/W Reset 00h

(0A00h) GET_POWER_MODE: Read Display Power Mode

Address (MIPI I/F)				0Ah		Ac	cess Attrib	R		
Address (Other I/F)				0A00h			Number of Parameter(s) 1			
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	D7	D6	D5	D4	D3	D2	0	0	08h

	- This command indicates the current status of the display as described in the table below:					
		n n				
Description		Bit	Description		Value	
		D7	Booster Voltage Status	"1"=Booster	on, "0"=Booster off	
		D6	Idle Mode On/Off	"1" = Idle Mo	ode On, "0"= Idle Mode Off	
		D5	Partial Mode On/Off	"1" = Partial	Mode On, "0" = Partial Mode Off	
		D4	Sleep In/Out	"1" = Sleep	Out, "0" = Sleep In	
		D3	Display Normal Mode On/Off	"1" = Norma	al Display, "0" = Partial Display	
		D2	Display On/Off "1" = Display On, "0" = Display Off			
		D1	D1 Not Used "0"			
	MY	DO Not Used "0"				
Restriction						
Register Availability	0		Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep O			Out	Yes	
	\	Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In			Yes	
					Yes	
					Yes	
					Yes	
				1		
		Status			Default Value	
			Status		Default Value	
		I Po	ower On Sequence		08h	
Default Value						
Default Value			S/W Reset		08h	

2012/03/30 180 Version 0.05

(0B00h) GET_ADDRESS_MODE: Get the Frame Memory to the Display Panel Read Order

Address (MIPI	I/F)		0Bh					cess Attrib	ute	R
Address (Other	· I/F)		0B00h				Numbe	er of Param	eter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	D7	D7 D6 D5 D4 D3				D2	0	0	00h

	Bit	Description	Value
	D7	Row Address Order (MY)	"1"=Decrement (MY = 1) "0"=Increment (MY = 0)
	D6	Column Address Order (MX)	"1"=Decrement (MX = 1) "0"=Increment (MX = 0)
	D5	Row/Column Order (MV)	"1"= Row / column exchange (MV=1) "0"= Normal (MV=0)
Description	D4	Vertical fresh Order & Display change (ML)	"1"=Decrement (ML = 1) "0"=Increment (ML = 0)
	D2	RGB/BGR-Order	"1"=BGR (register bit RGB of register 0x3600 is "1") "0"=RGB (register bit RGB of register 0x3600 is "0")
	D2 _	Horizontal fresh Order & Display	"1"=Decrement (MH = 1)
		change (MH)	"0"=Increment (MH = 0)
	D1	Not Used	"0"
	DO	Not Used	"O"
Restriction	-		
Restriction	-	Status	Availability
Restriction		Status rmal Mode On, Idle Mode Off, Sleep	
	Noi		Out Yes
	No.	rmal Mode On, Idle Mode Off, Sleep	Out Yes Out Yes
	Noi Noi Pa	rmal Mode On, Idle Mode Off, Sleep	Out Yes Out Yes Out Yes
	Noi Noi Pa	rmal Mode On, Idle Mode Off, Sleep rmal Mode On, Idle Mode On, Sleep rtial Mode On, Idle Mode Off, Sleep	Out Yes Out Yes Out Yes
Restriction	Noi Noi Pa	rmal Mode On, Idle Mode Off, Sleep rmal Mode On, Idle Mode On, Sleep rtial Mode On, Idle Mode Off, Sleep rtial Mode On, Idle Mode On, Sleep Sleep In	Out Yes Out Yes Out Yes Out Yes Out Yes Yes
egister Availability	Noi Noi Pa Pa	rmal Mode On, Idle Mode Off, Sleep rmal Mode On, Idle Mode On, Sleep rtial Mode On, Idle Mode Off, Sleep rtial Mode On, Idle Mode On, Sleep Sleep In Status	Out Yes
	Noi Noi Pa Pa	rmal Mode On, Idle Mode Off, Sleep rmal Mode On, Idle Mode On, Sleep rtial Mode On, Idle Mode Off, Sleep rtial Mode On, Idle Mode On, Sleep Sleep In Status Power On Sequence	Out Yes Out Out Yes Out Out Out Yes
legister Availability	Noi Noi Pa Pa	rmal Mode On, Idle Mode Off, Sleep rmal Mode On, Idle Mode On, Sleep rtial Mode On, Idle Mode Off, Sleep rtial Mode On, Idle Mode On, Sleep Sleep In Status	Out Yes

2012/03/30 181 Version 0.05

(0C00h) GET_PIXEL_MODE: Read Input Pixel Format

Address (MIPI	I/F)			0Ch		Ac	cess Attrib	ute	R	
Address (Other	· I/F)		0C00h					er of Param	eter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	0	0 D6 D5 D4 0				D2	D1	D0	77h

	- This comman	d indicates the current status o	f the display as	described in the table below:	
				n	1
	Bit	Description		Value	
	D7	0			4
	D6	RGB Interface Color Forma		"101" = 16-bit / pixel	
	D5			"110" = 18-bit / pixel	
Description	D4			"111" = 24-bit / pixel Others = "Not defined"	
	D3	0	,	"0" (Not used)	
	D2		· []	"101" = 16-bit / pixel "110" = 18-bit / pixel	
		80-system interface color for		*111" = 24-bit / pixel	
	D0			Others = "Not defined"	
Restriction	- ~ 11				
	M/II				
		Status		Availability	
	No	ormal Mode On, Idle Mode Off,	Sleep Out	Yes	
Register Availability	No	ormal Mode On, Idle Mode On,	Sleep Out	Yes	
	P	artial Mode On, Idle Mode Off,	Sleep Out	Yes	
	Pa	artial Mode On, Idle Mode On,	Sleep Out	Yes	
		Sleep In		Yes	
		Status		Default Value	
Default Value		Power On Sequence		77h	
		S/W Reset		77h	
		H/W Reset		77h	

(0D00h) GET_DISPLAY_MODE: Read the Current Display Mode

Address (MIPI	I/F)	0Dh					Ac	cess Attrib	ute	R
Address (Other	· I/F)		0D00h					er of Param	eter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	0	0 0 D5 D4				D2	D1	D0	00h

		Bit	Description			Value		
		D7	Reserved	"0" (Not u	ısed)			
	F	D6	Reserved	"0" (Not u	ısed)			
	-	D5	Inversion On/Off	"0" = Inve	ersion is O	ff, "1" = Inversion is On		
		D4	All Pixels On	All Pixels On "0" = Normal Display, "1" =				
		D3	All Pixels Off	"0" = Nor	mal Displa	ay, "1" = Black Display		
Description					D D D D D D D	Gamma Curves Selection (Based on Registet 26h Setting) Gamma 2.2		
	M	D[2:0]	Gamma Curve Selection	0	9 1	Reserved		
		711 -		7	1 0	Reserved		
	П			0	1 1	Reserved		
				1 1 - 1		110001100		
	R	M_{e}			ners	Reserved		
Restriction	R				ners			
Restriction	-				ners			
Restriction	- 6		Status		ners			
Restriction	-	Norm	Status nal Mode On, Idle Mode Off, S	Oth	ners	Reserved		
	-			Oth	ners	Reserved		
	The state of the s	Norm	nal Mode On, Idle Mode Off, S	Oth	ners	Availability Yes		
Restriction Register Availability		Norm Parti	nal Mode On, Idle Mode Off, S nal Mode On, Idle Mode On, S	Oth Oth	ners	Availability Yes Yes		
		Norm Parti	nal Mode On, Idle Mode Off, S nal Mode On, Idle Mode On, S ial Mode On, Idle Mode Off, S	Oth Oth	ners	Availability Yes Yes Yes		
		Norm Parti	nal Mode On, Idle Mode Off, S nal Mode On, Idle Mode On, S ial Mode On, Idle Mode Off, S ial Mode On, Idle Mode On, S	Oth Oth	ners	Availability Yes Yes Yes Yes Yes		
	-	Norm Parti	nal Mode On, Idle Mode Off, S nal Mode On, Idle Mode On, S ial Mode On, Idle Mode Off, S ial Mode On, Idle Mode On, S	Oth Oth	ners	Availability Yes Yes Yes Yes Yes		
	-	Norm Parti Parti	nal Mode On, Idle Mode Off, S nal Mode On, Idle Mode On, S ial Mode On, Idle Mode Off, S ial Mode On, Idle Mode On, S Sleep In	Oth Oth	ners	Availability Yes Yes Yes Yes Yes Yes Yes		
Register Availability	-	Norm Parti Parti	nal Mode On, Idle Mode Off, S nal Mode On, Idle Mode On, S ial Mode On, Idle Mode Off, S ial Mode On, Idle Mode On, S Sleep In	Oth Oth	ners	Availability Yes Yes Yes Yes Yes Yes Default Value		

2012/03/30 183 Version 0.05

(0E00h) GET_SIGNAL_MODE: Get Display Module Signaling Mode

Address (MIPI	I/F)	0Eh					Ac	cess Attrib	ute	R
Address (Other	· I/F)		0E00h					er of Param	eter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	D7	D7 D6 D5 D4 [D2	0	D0	00h

	- This co	ommand indicates the current status of	the display as o	lescribed in the table below:					
					n				
	Bit	Description		Value					
	D7	Frame Tearing Effect Line (On/Off	"1" = On,	"0" = Off				
	D6	Tearing Effect Line Output Mode "1" = Mode B, "0" = Mode A							
Description	D5	Horizontal Sync. (RGB I/F)On/Off "1" = On, "0" = Off							
	D4	Vertical Sync. (RGB I/F)On/Off "1" = On, "0" = Off							
	D3	Pixel Clock (DCK, RGB l/F)	On/Off	"1" = On,	"0" = Off				
	D2	Data Enable (ENABLE, RGB I	(F)On/Off	"1" = On,	"0" = Off				
	D1	Not Used		"0"					
	D0	Error on DS	1116	"1" = Error,	"0" = No Error				
Restriction			万 [[
	ע					1			
	0	Status		Availability	,				
		Normal Mode On, Idle Mode Off, S	Sleep Out	Yes					
Register Availability	\	Normal Mode On, Idle Mode On, S	Sleep Out	Yes					
		Partial Mode On, Idle Mode Off, S	Sleep Out	Yes					
		Partial Mode On, Idle Mode On, S	Sleep Out	Yes					
		Sleep In		Yes					
		Status		Default Value					
Default Value		Power On Sequence		00h					
		S/W Reset		00h					
		H/W Reset		00h					

2012/03/30 184 Version 0.05

(0F00h) RDDSDR: Read Display Self-Diagnostic Result

Address (MIPI	I/F)	0Fh					Ac	cess Attrib	ute	R
Address (Other	· I/F)		0F00h				Numbe	er of Param	eter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	D7	D7 D6 0 0				0	0	D0	00h

		s command indicates the status of the display self-diagnostic results after Sleep Out. This command is des								
	- This co	ommand in	dicates the status of the display se	f-diagno	stic results after Sleep	Out. This command is des	cribed			
	in the t	able below				n	-			
		Bit	Description		Val	lue				
		D7	Register Loading Detection		See section "Registe	er Loading Detection"				
		D6	Functionality Detection		See section "Func	tionality Detection"				
Decembries		D5	Chip Attachment Detection		"0" (No	t used)				
Description		D4	Display Glass Break Detection		"0" (No	t used)				
		D3	Not Used		"0" (No	t used)				
		D2	Not Used		"0" (No	t used)				
		D1	Not Used		"0" (No	t used)				
		D0	Checksums Compare		"1"=Checksums are not same	"0"=Checksums are same (Default)				
Restriction	-1t will b		ry to wait 300ms after there is the la	ast write	access on DCS area re	gisters before there can re	ead Bit			
							1			
	\		Status		Availability					
		Norma	al Mode On, Idle Mode Off, Sleep C	ut	Yes					
Register Availability		Norma	al Mode On, Idle Mode On, Sleep C	ut	Υ	⁄es				
		Partia	al Mode On, Idle Mode Off, Sleep O	ut	Υ	⁄es				
		Partia	ıl Mode On, Idle Mode On, Sleep O	ut	Υ	⁄es				
	<u>[</u>		Sleep In		Υ	⁄es				
	Ī		Status	Default Value						
Default Value		Po	wer On Sequence		00h					
	Ī		S/W Reset		00h					
	Ī		H/W Reset	00h						

2012/03/30 185 Version 0.05



(1000h) ENTER_SLEEP_MODE: Enter the Sleep-In Mode

Address (MIPI	I/F)	10h					Ac	cess Attrib	ute	w
Address (Other	· I/F)		1000h				Numbe	er of Param	eter(s)	0
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Status
Parameter			No Argument							Sleep-In Mode

	- This command initiates the power-down se	equence. The Sleep In profile will be executed when this command is							
	received.	n							
Description	- In Sleep-in mode, the power of SRAM is de	- In Sleep-in mode, the power of SRAM is default turned off in order to reduce leakage current. Therefore the SRAM							
	data will be lost in Sleep-in mode.								
	It can be changed to keep SRAM power by D	It can be changed to keep SRAM power by DSIN bit in CMD2 page4.							
Restriction	- This command has no effect when the displa	ay module is already in Sleep Mode.							
	Status	Availability							
	Normal Mode On, Idle Mode Off,	Sleep Out Yes							
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes							
	Partial Mode On, Idle Mode Off,	Sleep Out Yes							
	Partial Mode On, Idle Mode On, S	Sleep Out Yes							
	Sleep In	Yes							
		,							
	Status	Default Status							
Default Value	Power On Sequence	Sleep-In							
	S/W Reset	Sleep-In							
	H/W Reset	Sleep-In							



(1100h) EXIT_SLEEP_MODE: Exit the Sleep-In Mode

Address (MIPI	I/F)	11h						cess Attrib	ute	W
Address (Other	· I/F)			1100h		Numbe	er of Param	0		
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[2]	D[1]	D[0]	Default Status	
Parameter					No Argume				Sleep-In Mode	

	- This command initiates the power-up seque	nce.							
Description	The Sleep Out profile will be executed when this command is received. The Sleep Out will load register value. It will be necessary to delay 10 ms or more before sending next command.								
Restriction	- This command will not cause any visible ef	ffect on the display when the display is not in Sleep Mode.							
	Status	Availability							
	Normal Mode On, Idle Mode Off,	Sleep Out Yes							
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes							
Register Availability	Partial Mode On, Idle Mode Off, S	Sleep Out Yes							
	Partial Mode On, Idle Mode On,	Sleep Out Yes							
	Sleep In	Yes							
	Status	Default Status							
Defends Value	Power On Sequence	Sleep-In							
Default Value	S/W Reset	Sleep-In							
	H/W Reset	Sleep-In							
	j.								



(1200h) ENTER_PARTIAL_MODE: Partial Display Mode On

Address (MIPI	I/F)			12h		Ac	cess Attrib	ute	W	
Address (Other	· I/F)			1200h		Numbe	er of Param	0		
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Status
Parameter					No Argume				Normal Mode	

- This command sets the display mode to Partial Mode in which the display is refreshed using timing and image data based upon register settings and the Partial Display Memory contents, respectively.

The Partial Mode profile will be executed when this command is received in the Sleep Out state. If in the Sleep-In state, the profile will not be executed until the device is placed into the Sleep-Out state.

The host processor continues to send video information to display modules for two frames after this command is sent when the display module is in Normal Mode.

- This command has no effect when Partial Display Mode is already active.

- This command is not available in RGB interface.
- In 3D-mode, this function is not applied.

Register Availability

11	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

Default Value

Status	Default Status
Power On Sequence	Normal Display Mode
S/W Reset	Normal Display Mode
H/W Reset	Normal Display Mode




(1300h) ENTER_NORMAL_MODE: Normal Display Mode On

Address (MIPI	I/F)	13h						cess Attrib	ute	w
Address (Other	er I/F) 1300h						Numb	er of Param	0	
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3]					D[1]	D[0]	Default Status
Parameter					No Argume	nt				Normal Mode

	- This command returns the display to norma	al mode.								
Description	Normal Display Mode On means the Partial	ll mode off.								
	Exit from NORON by the Partial mode On o	xit from NORON by the Partial mode On command (12h).								
	There is no abnormal visual effect during th	nere is no abnormal visual effect during the mode changes from Normal mode On to Partial mode On.								
Restriction	- This command has no effect when Display	Mode is already in Normal Display Mode.								
	Status	Availability								
	Normal Mode On, Idle Mode Off,	, Sleep Out Yes								
Register Availability	Normal Mode On, Idle Mode On,	, Sleep Out Yes								
	Partial Mode On, Idle Mode Off,	Sleep Out Yes								
	Partial Mode On, Idle Mode On,	Sleep Out Yes								
	Sleep In	Yes								
	Status	Default Status								
Default Value	Power On Sequence	Normal Display Mode								
	S/W Reset	Normal Display Mode								
	H/W Reset	Normal Display Mode								

(2000h) EXIT_INVERT_MODE: Display Inversion Off


Address (MIPI	I/F)			20h		Ac	cess Attrib	ute	w	
Address (Other	· I/F)		2000h				Numb	0		
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3]					D[1]	D[0]	Default Status
Parameter		_	_	1	No Argume	_			Inversion Off	





(2100h) ENTER_INVERT_MODE: Display Inversion On


Address (MIPI	I/F)	21h						cess Attrib	ute	w
Address (Other	· I/F)	2100h						er of Param	0	
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[2]	D[1]	D[0]	Default Status	
Parameter				ı	No Argume				Inversion Off	





(2200h) ALLPOFF: All Pixel Off

Address (MIPI	I/F)	22h						cess Attrib	ute	w
Address (Other	· I/F)	F) 2200h						er of Param	0	
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[2]	D[1]	D[0]	Default Status	
Parameter				ı	No Argume				Disable	





(2300h) ALLPON: All Pixel On

Address (MIPI	I/F)	23h						cess Attrib	ute	w
Address (Other	· I/F) 2300h						Numbe	er of Param	0	
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[2]	D[1]	D[0]	Default Status	
Parameter				ı	No Argume				Disable	

- This command turns the display panel white in "Sleep out"- mode and a status of the "Display On/Off". Register can be "on" or "off" This command makes no change of contents of frame memory. This command does not change any other status. Example: Display **RAM Data Description** "All Pixels Off", "Normal Display Mode On" or "Partial Mode On" - commands are used to leave this mode. The display is showing the content of the frame memory after "Normal Display Mode On" and "Partial Mode On" commands. Restriction - This command has no effect when module is already in all pixels on mode. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Default Status Status** Power On Sequence Disable **Default Value** S/W Reset Disable H/W Reset Disable

(2600h) GMASET: Gamma Curves Selection

Address (MIPI I/F) 26h						Ac	cess Attrib	ute	R/W	
Address (Other	· I/F)			2600h Number of Parameter(s)			1			
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3]					D[1]	D[0]	Default Value
Parameter	00h	GC7	GC7 GC6 GC5 GC4 GC3					GC1	GC0	01h

- This command is used to select the desired Gamma curve for the current display. The curve is selected by setting the appropriate bit in the parameter as described in the Table. **Curve Selected** GC[7:0] **Parameter** Gamma Curve 1 (Gamma 2.2) 01h GC0 **Description** 02h GC1 Reserved Reserved 04h GC2 08h GC3 Reserved Values of GC[7:0] not shown in table above are invalid and will not change the current selected Gamma curve until valid value is received. Restriction When register GMASET (2600h) is changed, user should not access gamma registers (2880h ~ 9380h) within 20 msec because internal circuit needs some time for gamma curve switch. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Status Default Value** 01h Power On Sequence **Default Value** S/W Reset 01h H/W Reset 01h

2012/03/30 194 Version 0.05



(2800h) SET_DISPLAY_OFF: Display Off

Address (MIPI	Address (MIPI I/F)			28h			Access Attribute			W
Address (Other	Address (Other I/F)		2800h			Number of Parameter(s)			0	
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2] D[1] D[0]			Default Status
Parameter			No Argument				Display Off			

- This command is used to enter to the DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page is inserted. This command makes no change of contents of frame memory, and does not change any other status. There will be no abnormal visible effects on the display. Exit from this command by the Display On command (29h) Example: **RAM Data** Display **Description** Restriction - This command has no effect when the module is already in Display Off mode. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In **Default Status Status** Power On Sequence Display Off **Default Value** S/W Reset Display Off

2012/03/30 195 Version 0.05

H/W Reset

Display Off



(2900h) SET_DISPLAY_ON: Display On


Address (MIPI	I/F)	29h			Ac	cess Attrib	ute	W	
Address (Other I/F)			2900h			Number of Parameter(s)			0
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3]			D[2]	D[1]	D[0]	Default Status
Parameter	_	_	No Argument				Display Off		

- This command is used to recover from the DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory, and does not change any other status. Example: **Display RAM Data Description** - This command has no effect when the module is already in Display On mode Restriction Status **Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes **Register Availability** Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status **Default Status** Power On Sequence Display Off **Default Value** S/W Reset Display Off H/W Reset Display Off



(2A00h ~ 2A03h) SET_HORIZONTAL_ADDRESS: Set the Column Address

Ad	ldress (MIPI I/F	·)	2Ah			Access Attribute				R/W	
Add	dress (Other I/I	F)	2A00h ~ 2A03h			Number of Parameter(s) via MIPI I/F				4	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
2A00h	Parameter 1	00h	0	0	0	0	0	XSA10	XSA9	XSA8	00h
2A01h	Parameter 2	00h	XSA7	XSA6	XSA5	XSA4	XSA3	XSA2	XSA1	XSA0	00h
2A02h	Parameter 3	00h	0	0	0	0	0	XEA10	XEA9	XEA8	By Resolution
2A03h	Parameter 4	00h	XEA7	XEA6	XEA5	XEA4	XEA3	XEA2	XEA1	XEA0	By Resolution



2012/03/30 197 Version 0.05

Restriction

- (1) XSA[10:0] must always be equal to or less than XEA[10:0]
- (2) If XSA[10:0] or XEA[10:0] is greater than the available frame memory then the parameter is not updated.
- (3) The XSA[10:0] and XEA[10:0]-XSA[10:0]+1 must can be divisible by 2.
- (4) In 3D mode, this register is only available for full-RAM update.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

2A00h ~ 2A01h:

01-1	Default Value						
Status	800RGBx1280	768RGBx1280	720RGBx1280				
Power On Sequence	00h	00h	00h				
S/W Reset	00h	00h	00h				
H/W Reset	00h	00h	00h				

2A02h:

Default Value

Status		Default Value	
Status	800RGBx1280	768RGBx1280	720RGBx1280
Power On Sequence	03h	02h	02h
S/W Reset	03h	02h	02h
H/W Reset	03h	02h	02h


2A03h:

Status		Default Value		
Status	800RGBx1280	768RGBx1280	720RGBx1280	
Power On Sequence	1Fh	FFh	CFh	
S/W Reset	1Fh	FFh	CFh	
H/W Reset	1Fh	FFh	CFh	



(2B00h ~ 2B03h) SET_VERTICAL_ADDRESS: Set Page Address

Ad	ldress (MIPI I/F)		2Bh			Access Attribute				R/W	
Add	Address (Other I/F)			2B00h ~ 2B03h Number of Parameter(s) via MIPI I			2B00h ~ 2B03h			a MIPI I/F	4
Address	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default
(Other I/F)				'							Value
2B00h	Parameter 1	00h	0	0	0	0	0	YSA10	YSA9	YSA8	00h
2B01h	Parameter 2	00h	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0	00h
2B02h	Parameter 3	00h	0	0	0	0	0	YEA10	YEA9	YEA8	Ву
260211	Farameter 3	OON	0	U	U	U	U	TEATU	TEAS	TEA®	Resolution
apaak	Danamatan 4	001-	VEAZ	VEAC	VEAF	VEAA	VEAC	VEAC			Ву
2B03h	Parameter 4	00h	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0	Resolution



2012/03/30 199 Version 0.05

Restriction

- (1) YSA[10:0] must always be equal to or less than YEA[10:0]
- (2) If YSA[10:0] or YEA[10:0] is greater than the available frame memory then the parameter is not updated.
- (3) The YSA[10:0] and YEA[10:0]-YSA[10:0]+1 must can be divisible by 2.
- (4) In 3D mode, this register is only available for full-RAM update.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

2B00h ~ 2B01h:

Ctatus		Default Value							
Status	800RGBx1280	768RGBx1280	720RGBx1280						
Power On Sequence	00h	00h	00h						
S/W Reset	00h	OOh	00h						
H/W Reset	00 h	00h	00h						

2B02h

Default Value

Status		Default Value						
Status	800RGBx1280	768RGBx1280	720RGBx1280					
Power On Sequence	04h	04h	04h					
S/W Reset	04h	04h	04h					
H/W Reset	04h	04h	04h					

2B03h:

Ctatus		Default Value					
Status	800RGBx1280	768RGBx1280	720RGBx1280				
Power On Sequence	FFh	FFh	FFh				
S/W Reset	FFh	FFh	FFh				
H/W Reset	FFh	FFh	FFh				

2012/03/30 200 Version 0.05

(2C00h) WRITE_MEMORY_START: Memory Write Start Command


Address (MIPI I/F)			2Ch			Access Attribute			w
Address (C	ess (Other I/F) 2C00h				Numbe	er of Param	By Application			
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Image Data 1	D0[15 : 8]	D0[7]	D0[6]	D0[5]	D0[4]	D0[3]	D0[2]	D0[1]	D0[0]	N/A
Image Data 2	D1[15 : 8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	N/A
:	:	:	:	:	:	:	:	;	:	:
:	:	:	:	:	:	:	:	:	:	:
Image Data N	Dn[15 : 8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	N/A

	- This command writes data into the partial memory. It initi memory. Frame pointer auto-increments when data is writte	alizes the memory write address pointer to the start of the
Description	Note: About Read / Write Frame Data via all kinds of s	supported interface, please refer to the chapter 5 for
	AN // II	ET_COLUMN_ADDRESS, SET_PAGE_ADDRESS or
Restriction	SET_ADDRESS_MODE to define the write location. and any following WRITE_MEMORY_CONTINUE com (2) The transfer pixel and line number must be divisible by	Otherwise, data written with WRITE_MEMORY_START mands is written to undefined locations.
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes
,	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default Value	N/A	



(2E00h) READ_MEMORY_START: Memory Read Start Command

Address (I	MIPI I/F)			2Eh			Access Attribute			R
Address (C	Other I/F)	//F) 2E00h			Numbe	er of Param	By Application			
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Image Data 1	D0[15 : 8]	D0[7]	D0[6]	D0[5]	D0[4]	D0[3]	D0[2]	D0[1]	D0[0]	N/A
Image Data 2	D1[15 : 8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	N/A
:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	: (:
Image Data N	Dn[15 : 8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	N/A



SET_ADDRESS_MODE bits MY, MX and MV.






Restriction	` ,	This command is only applied in RM=0 state (RM can be There is no restriction on length of parameters in MIPI a	,
		Status	Availability
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out	Yes
		Normal Mode On, Idle Mode On, Sleep Out	Yes
		Partial Mode On, Idle Mode Off, Sleep Out	Yes
		Partial Mode On, Idle Mode On, Sleep Out	Yes
		Sleep In	Yes
Default Value	N/A	•	




(3000h ~ 3003h) SET_PARTIAL_AREA: Defines the Partial Display Area

Ac	ldress (MIPI I/	F)		30h				Access	Attribute		R/W
Ad	dress (Other I	3000h ~ 3003h				Numb	er of Parar	neter(s) via	a MIPI I/F	4	
Address	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default
(Other I/F)											Value
3000h	Parameter 1	00h	0	0	0	0	0	PSL10	PSL9	PSL8	00h
3001h	Parameter 2	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	00h
3002h	Parameter 3	00h	0	0	0	0	0	PEL10	PEL9	PEL8	Ву
300211	Farameter 3	0011	U	U	U	U	U	FELIV	LET?		Resolution
3003h	Parameter 4	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PELO	🧖 ву
300311	i arameter 4	00h	1 227	1 LLO	1 LL3	1 224	T EES				Resolution







2012/03/30 205 Version 0.05

00h

00h

00h

H/W Reset





3002h:

OLA LUA	Default Value						
Status	800RGBx1280	768RGBx1280	720RGBx1280				
Power On Sequence	04h	04h	04h				
S/W Reset	04h	04h	04h				
H/W Reset	04h	04h	04h				

3003h:

	Default Value						
Status	04h	04h	04h				
Power On Sequence	EFh	FFb	FFh				
S/W Reset	FFh	FFh	FFh				
H/W Reset	FFh	FFh	FFh				



(3400h) SET_TEAR_OFF: Tearing Effect Line OFF

Address (MIPI	I/F)			34h			Ac	cess Attrib	ute	W
Address (Other	· I/F)			3400h			Numbe	er of Param	eter(s)	0
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]						D[0]	Default Status
Parameter	_	No Argument								TE Line Off

Register Availability Register Availability Register Availability Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Power On Sequence TE Line Off TE Line Off	Description	- This command is used to turn OFF (Active L	Low) the output TE trigger message from the display module.									
Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Status Power On Sequence TE Line Off	Restriction	- This command has no effect when TE is alre	This command has no effect when TE is already OFF.									
Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Status Power On Sequence TE Line Off		Status	Availability									
Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Status Power On Sequence TE Line Off		Normal Mode On, Idle Mode Off, S										
Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Status Power On Sequence TE Line Off	Register Availability	Normal Mode On, Idle Mode On, S	Sleep Out Yes									
Status Default Status Power On Sequence TE Line Off	register Availability	Partial Mode On, Idle Mode Off, S	Sleep Out Yes									
Status Default Status Power On Sequence TE Line Off		Partial Mode On, Idle Mode On, S	Sleep Out Yes									
Default Value Power On Sequence TE Line Off		Sleep In	Yes									
Default Value Power On Sequence TE Line Off												
Default value		Status	Default Status									
S/W Reset TE Line Off	Default Value	Power On Sequence	TE Line Off									
		S/W Reset	TE Line Off									
H/W Reset TE Line Off		H/W Reset	TE Line Off									



(3500h) SET_TEAR_ON: Tearing Effect Line ON

Address (MIPI I/F) 35h			Access Attribute				R/W			
Address (Other	' I/F)		350	00h		Number of Parameter(s)			1	
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	TEW3	TEW2	TEW1	TEW0	0	0	TEP	М	00h

- This command is used to turn ON the Tearing Effect output from the TE signal. This output is not affected by changing MADCTR bit ML.

The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect Output Line.

When M = 0: The Tearing Effect Output line consists of V-Blanking information only.



When M = 1: The Tearing Effect Output line consists of both V-Blanking and H-Blanking information.



Description

Notes: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.

Register 3500h & 4400h both define TE Output:

R3500h	R4400h	TE Output
M	N	12 Output
0	0	TE high in V-porch region (A)
1	0	TE high in all V-porch and H-porch region (B)
0	≠ 0	TE high at N-th line (C)
1	≠ 0	TE high in all V-porch and H-porch region (B)

This command is used to turn ON the output TE trigger message from display module.

This output is not affected by changing SET_ADDRESS_MODE bit ML.

The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. (X = Don't Care).



TEP: Set the polarity of FTE signal. 0: Active High. 1: Active Low. TEW[3:0]: FTE active duration selection. **TEW[3:0] FTE Active Duration (Unit: Line) Description** 0 1 2 1 2 3 15 16 - This command has no effect when Tearing Effect output is already ON. Restriction **Availability Status** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Status Default Value Notes** Power On Sequence 00h TEW[3:0]=0 (1 Line) **Default Value** TEP = 0 (Active High) S/W Reset 00h M = 0(TE high in V-porch region (A)) H/W Reset 00h

(3600h) SET_ADDRESS_MODE: Memory Data Access Control

Address (MIPI	l I/F)		36h				Access Attribute		R/W	
Address (Other	· I/F)			3600h			Number of Parameter(s)			1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	MY	MX	MV	ML	RGB	МН	0	0	00h

- This command defines read/write scanning direction of the frame memory.

This command makes no change on the other driver status.

MY:

- Automatically increments (+1) or decrements (-1) the row address counter (AC)

ı	MY	Function					
	0	Increase in vertical					
ľ	1	Decrease in vertical					

MX:

- Automatically increments (+1) or decrements (-1) the column address counter (AC)

MX	Function
0	Increase in horizon
1	Decrease in horizon

MV:

Determines the direction in which the address counter is updated automatically as the NT35590 writes data to the internal GRAM.

Description

MV	Function
0	Horizontal Direction
1	Vertical Direction

ML:

- This bit is used to control the LCD refresh order in vertical direction


ML	Function
0	Top to Bottom
1	Bottom to Top

МН

- This bit is used to control the LCD refresh order in horizontal direction

МН	Function
0	Left to Right
1	Right to Left







Notes:

Register	SRA	Panel			
MX	Horizon SRAM Write	Horizon SRAM Display Read	Source Scane	Display	
0	Increase	Increase	Normal	Normal	
1	Decrease	Increase	Normal	Reverse	

Description

	Registe	er	SR	Panel		
	MY	ML	Vertical SRAM Write	Vertical SRAM Display Read	Gate Scane	Display
	0	0	Increase	Increase	Top to Bottom	Normal
	0	n 1 ((Increase	Decrease	Bottom to Top	Normal
		0	Decrease	Increase	Top to Bottom	Reverse
C		1 Decrease		Decrease	Bottom to Top	Reverse

Restriction

- This command has no effect when Tearing Effect output is already ON.
- In 3D Mode, NT35590 don't support MX/MY/MV function.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default Value

Status	Default Value	Notes
Power On Sequence	00h	MY = 0 (Increase in vertical)
S/W Reset	00h	MX = 0 (Increase in horizon) MV = 0 (Horizontal Direction)
H/W Reset	00h	RGB = 0 (RGB sequence)



(3800h) EXIT_IDLE_MODE: Idle Mode Off

Address (MIPI I/F)		38h					Ac	cess Attrib	ute	W
Address (Other I/F)		3800h				Number of Parameter(s)			0	
D[15 : 8]		D[7]	D[6]	D[5]	D[4]	D[3]	D[2] D[1] D[0]		Default Status	
Parameter	_	No Argument								Idle Mode Off

	- This command is used to recover from Idle	lle mode on.							
	There will be no abnormal visible effect on the display mode change transition.								
Description	When the Idle Mode is "Off": (1) LCD can display with maximum 65k or 26 (2) Normal frame frequency is applied.	1) LCD can display with maximum 65k or 262k or 16.7M-colors.							
Restriction	- This command has no effect when module	le is already in idle off mode.							
Register Availability	Status Normal Mode On, Idle Mode Off, Normal Mode On, Idle Mode On, Partial Mode On, Idle Mode Off, Partial Mode On, Idle Mode On, Sleep In	on, Sleep Out Yes ff, Sleep Out Yes							
	Status	Default Status							
Default Value	Power On Sequence	Idle Mode Off							
	S/W Reset	Idle Mode Off							
	H/W Reset	Idle Mode Off							

(3900h) ENTER_IDLE_MODE: Idle Mode On

Address (MIPI	I/F)	39h					Ac	cess Attrib	W	
Address (Other	· I/F)			3900h			Number of Parameter(s)			0
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3]				D[2]	D[1]	D[0]	Default Status
Parameter	_	No Argument								Idle Mode Off


- This command is used to enter into Idle mode on.


There will be no abnormal visible effect on the display mode change transition.

When the Idle Mode is "On":

- (1) Color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed.
- (2) 8-Color mode frame frequency is applied.
- (3) Exit from IDMON by Idle Mode Off (3800h) command

(Example)





Color	R7R6R5R4R3R2R1R0	G7G6G5G4G3G2G1G0	B7B6B5B4B3B4B1B0		
Black	0XXXXXX	0XXXXXX	0XXXXXX		
Blue	0XXXXXX	0XXXXXX	1XXXXXXX		
Red	1XXXXXXX	0XXXXXX	0XXXXXXX		
Magenta	1XXXXXXX	0XXXXXX	1XXXXXXX		
Green	0XXXXXX	1XXXXXXX	0XXXXXX		
Cyan	0XXXXXX	1XXXXXXX	1XXXXXXX		
Yellow	1XXXXXXX	1XXXXXXX	0XXXXXX		
White	1XXXXXXX	1XXXXXXX	1XXXXXXX		

Restriction

Description

- This command has no effect when module is already in Idle On Mode.
- In 3D mode, this function is not applied.

2012/03/30 214 Version 0.05



				7				
	Status		Availability					
	Normal Mode On, Idle Mode O	ff, Sleep Out	Yes					
Register Availability	Normal Mode On, Idle Mode On, Sleep Out		Yes					
riogicies rituitability	Partial Mode On, Idle Mode Off, Sleep Out		Yes					
	Partial Mode On, Idle Mode On, Sleep Out		Yes					
	Sleep In		Yes					
	Status	Default Status						
Defectivity Malace	Power On Sequence	Idle Mode Off						
Default Value	S/W Reset	Idle Mode Off						
	H/W Reset		Idle Mode Off					
				<u> </u>				

(3A00h) SET_PIXEL_FORMAT: Set the Interface Pixel Format

Address (MIPI I/F)		3Ah				Access Attribute			R/W	
Address (Other I/F)		3A00h			Number of Parameter(s)		1			
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	0	VIPF2	VIPF1	VIPF0	0	IFPF2	IFPF1	IFPF0	77h


- This command is used to define the format of RGB picture data, which is to be transferred via the MPU Interface. The formats are shown in the table: IFPF[2:0]: Set the pixel format on MCU I/F IFPF[2:0] **MCU Interface Color Format Binary DEC** 16-bits / pixel 5 101 18-bits / pixel 110 7 111 24-bits / pixel **Description** Others are not defined. VIPF[2:0]: Set the pixel format on RGB I/F VIPF[2:0] **RGB Interface Color Format DEC Binary** 101 5 16 bits / pixel (1-time transfer) 110 6 18 bits / pixel (1-time transfer) 111 24 bits / pixel (1-time transfer) Others are not defined. Restriction - There is no visible effect until the Frame Memory is written to. **Status Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Default Value Status** Note Power On Sequence 77h VIPF[2:0] = 07h (24 bits / pixel (1-time **Default Value** H/W Reset 77h transfer)) IFPF[2:0] = 07h (24-bits / pixel) S/W Reset 77h

2012/03/30 216 Version 0.05



(3B00h ~ 3B04h) RGBCTRL: RGB Interface/MIPI-Video-Mode Signal Control

Ac	ldress (MIPI I/	F)		31	3h		Access Attribute				R/W
Ad	dress (Other I	3B00h ~ 3B05h			Number of Parameter(s) via MIPI I/F				5		
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
3B00h	Parameter 1	00h	0	CRCM	0	0	DP	EP	HSP	VSP	03h
3B01h	Parameter 2	00h	0	0	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	01h
3B02h	Parameter 3	00h	0	0	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0	03h
3B03h	Parameter 4	00h	0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	02h
3B04h	Parameter 5	00h	0	0	HFP5	HFP4	HFP3	HFP2	HFP1	HFP0	02h







DP / EP / HSP / VSP: Clock polarity set for RGB Interface

Symbol	Name	Clock Polarity Set For RGB Interface
DP	DCLK Bolovity Cot	'0' = Data fetched at the rising edge
DP	PCLK Polarity Set	'1' = Data fetched at the falling edge
EP	DE Dolovity Sot	'0' = High enable for RGB interface
EP	DE Polarity Set	'1' = Low enable for RGB interface
Heb	Lloyno Dolority Cot	'0' = High level sync clock
HSP	Hsync Polarity Set	'1' = Low level sync clock
VCD	Vo Dalarity Cat	'0' = High level sync clock
VSP	Vsync Polarity Set	'1' = Low level sync clock

VBP[5:0], VFP[5:0], HBP[5:0], and HFP[5:0]:

Description

Vertical back and front porch setting are used for MIPI video mode and RGB I/F mode 2.

Horizontal back and front porch setting are used for RGB I/F mode 2.

VBP[5:0]: Number of lines for the back porch of VSYNC.

VFP[5: 0]: Number of lines for the front porch of VSYNC.

HBP[5:0]: Number of clock for the back porch of HSYNC.

HFP[5:0]: Number of clock for the front porch of HSYNC.



Description

VBP[5:0]	Back Porch Line Number	VFP[5 : 0]	Front Porch Line Number	HBP[5 : 0]	Back Porch Pixel clocks	HFP[5 : 0]	Front Porch Pixel Clocks
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
:	:	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
:	:	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
01d	2	03d	6	Reserved	Reserved	Reserved	Reserved
02d	4	04d	8	04d	4	04d	4
:	:	:	:	:	:	:	:
:	(STEP 2)	:	(STEP 2)	:	(STEP 1)	:	(STEP 1)
:	:	:	:	:	:	:	:
61d	122	61d	122	61d	61	61d	61
62d	124	62d	124	62d	62	62d	62
63d	126	63d	126	63d	63	63d	63

Note 1: VBP >= 2 and VFP>=6.

- The minimum period of PCLK is 15ns.

 $PCLK = \frac{Frame_Period}{(VBP + y + VFP)(HBP + x + HFP)} \ge 15(ns)$

Note: "y" is vertical line (scan line), "x" is horizontal line.

- In RGB I/F, the minimum HBP/HFP setting value is 4.

Register Availability

Restriction

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



	3B00h:	1								
			Status	Default	Value		Note			
		Power	On Sequence	03	ßh		CM = '0' (RGB Mode 1)			
		H	H/W Reset S/W Reset		ßh		EP = '0', HSP = '1' (Low Leve VSP = '1' (Low Level)	l),		
		S			ßh	(
	3B01h	~ 3B02h:				Privil	70 A			
			Status	Status		Default Value VBP VFP		ME		
Default Value		Power On Sequence H/W Reset				01h	03h			
					111	01h	03h	<u> </u>		
			S/W Reset			01h	03h			
	3B03h	3B03h ~ 3B04h:								
	M5		Status			Defaul	t Value			
			Status	5		НВР	HFP			
			Power On Sequ			02h	02h			
	~	M	H/W Re	set		02h	02h			
		III/	S/W Res	set	NE to an industrial or con-	02h	02h			

(3C00h) RAMWRC: Memory Write Continuously

Address (MIPI I/F)			3Ch			Access Attribute			W
Address (C	Other I/F)			3C00h		Numbe	er of Param	By Application		
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Image Data 1	D0[15 : 8]	D0[7]	D0[6]	D0[5]	D0[4]	D0[3]	D0[2]	D0[1]	D0[0]	N/A
Image Data 2	D1[15 : 8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	N/A
:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:
Image Data N	Dn[15 : 8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	N/A

Description	- This command is used to transfer data from MCU to displa	ay area, if wants to continue memory write after Memory							
Везоприон	Write (2Ch) command.								
Restriction	- The transfer pixel and line number must be divisible by 2.								
Restriction	- This command is not available in MIPI low power mode.								
	Status	Availability							
	Normal Mode On, Idle Mode Off, Sleep Out	Yes							
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes							
	Partial Mode On, Idle Mode Off, Sleep Out	Yes							
	Partial Mode On, Idle Mode On, Sleep Out	Yes							
	Sleep In	Yes							
Default Value	N/A								



(3E00h) RAMRDC: RAM Read Continuously


Address (I	MIPI I/F)			3Eh			Access Attribute			R
Address (C	Other I/F)			3E00h		Numbe	er of Param	By Application		
	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4] D[3]				D[2]	D[1]	D[0]	Default Value
Image Data 1	D0[15 : 8]	D0[7]	D0[6]	D0[5]	D0[4]	D0[3]	D0[2]	D0[1]	D0[0]	N/A
Image Data 2	D1[15 : 8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	N/A
:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	: (:
Image Data N	Dn[15 : 8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	N/A

Description	- This command is used to transfer data from frame memory (Compression Data) to MCU, if wants to continue								
Description	memory read after Memory Read Start (2Eh) command.								
Restriction	-This command is only applied in RM=0 state (RM can be set by Register C2h of CMD1).								
	Status	Availability							
	Normal Mode On, Idle Mode Off, Sleep Out	Yes							
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes							
	Partial Mode On, Idle Mode Off, Sleep Out	Yes							
T	Partial Mode On, Idle Mode On, Sleep Out	Yes							
	Sleep In	Yes							
Default Value	N/A								



(4400h ~ 4401h) SET_TEAR_SCANLINE: Set Tear Line

Ac	ldress (MIPI I/	F)		4	4h		Access Attribute				R/W
Ad	dress (Other I	/F)		4400h	~ 4401h		Number of Parameter(s) via MIPI I/F			2	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
4400h	Parameter 1	00h	0	0	0	0	0	N10	N9	N8	00h
4401h	Parameter 2	00h	N7	N6	N5	N4	N3	N2	N1	N0	00h



Register 3500h, 4400h and 4401h both define TE Output:

R3500h	R4400h ~ R4401h	TE Output						
M	N	TE Output						
0	0	TE high in V-porch region (A)						
1	0	TE high in all V-porch and H-porch region (B)						
0	≠ 0	TE high at N-th line (C)						
1	≠ 0	TE high in all V-porch and H-porch region (B)						

This command is used to set the FTE output position.

Use "SET_TEAR_ON (3500h)" to set the FTE polarity and pulse width.



		N[10 : 0]		Function Description				
		000h		VBP Region				
		001h		2nd Line				
		002h		3rd Line				
Description		003h		4th Line				
		:		:				
		:						
		4FDh						
		4FEh	1279th Line					
		4FFh		1280th Line				
	This sommo	ad takan affaat an	the frame falls who	the current frame. Therefore, if the Tear Effect (FT	E) output io			
Restriction			. // //////////					
Restriction	already ON, the FTE output shall continue to operate as programmed by the previous SET_ SET_TEAR_SCANLINE, command until the end of the frame.							
	SPIL							
	M	Sta	ntus	Availability				
	No	rmal Mode On, Idle	e Mode Off, Sleep O	ut Yes				
Register Availability	No	rmal Mode On, Idle	e Mode On, Sleep O	out Yes				
	Pa	artial Mode On, Idle	Mode Off, Sleep O	ut Yes				
	Pa	irtial Mode On, Idle	Mode On, Sleep Ou	ut Yes				
	3	Slee	ep In	Yes				
		Status	Default Value	Note				
Default Value	Powe	r On Sequence	00h	(1) N[10:0] = 000h: FTE outputs at 1st line.				
Delauit Value		S/W Reset	00h	(2) Tearing effect off and M = '0'.				
		H/W Reset	00h					



(4500h ~ 4501h) RDSCL: Read Scan Line

Ac	ldress (MIPI I/	F)	45h					Access Attribute			
Ad	dress (Other I	/F)		4500h	~ 4501h		Number of Parameter(s) via MIPI I/F			2	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
4500h	Parameter 1	00h	SL15	SL14	SL13	SL12	SL11	SL10	SL9	SL8	N/A
4501h	Parameter 2	00h	SL7	SL6	SL5	SL4	SL3	SL2	SL1	SL0	N/A

Description	- This command is used to read scan line date	ta.
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off,	Sleep Out Yes
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes
	Partial Mode On, Idle Mode Off,	Sleep Out Yes
	Partial Mode On, Idle Mode On,	Sleep Out Yes
	Sleep In	Yes
	Status	Default Value
Default Value	Power On Sequence	N/A
	S/W Reset	N/A
	H/W Reset	N/A

(4F00h) ENTER_DSTB_MODE: Enter the Deep Standby Mode

Ac	ldress (MIPI I/	F)		41	-h		Access Attribute				R/W
Ad	dress (Other I	/F)	4F00h Number of Parameter(s) via		Number of Parameter(s) via MIPI I/F			1			
Address	Parameter	DME - 01	DIZI	Diei	DIEI	DIAL	Dial	Dia	DIAI	Dia	Default
(Other I/F)	Farainetei	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Value
4F00h	Parameter 1	00h	0	0	0	0	0	0	0	DSTB	00h

	- This command is used to enter deep standby mode.	n	
	DSTB = '1': Enter the deep standby mode.	- M M	
			2
	Notice 1: It can't exit deep standby mode when set DSTB fro	m '1' to '0':	
Description	Notice 2: User can not write this register in Sleep-Out and Di		
	Notes: To exit deep standby mode, please set RESX pin low	sulles have then 2 means	
	Notes: 10 exit deep stalldby mode, please set heav pill low	puise more than 3 inset	
Restriction			
	Status	Availability	
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes	
	Partial Mode On, Idle Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
	Status	Default Value	
Default Value	Power On Sequence	00h	
	S/W Reset	00h	
	H/W Reset	00h	



(5100h) WRDISBV: Write Display Brightness

Ac	ldress (MIPI I/	F)		5′	lh		Access Attribute				w
Ade	dress (Other I	/F)		510)0h	Number of Parameter(s) via MIPI I/F		Number of Parameter(s) via MIPI I/F			1
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
5100h	Parameter 1	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	00h

		nmand is used to adjust or returns the relationship is that 00h value mea	-			ahaat briahtaaa	
	in principi	DBV[7:0]	PWM Duty		PWM Duty (%)	gnest originales	·S.
		00h	Off		2 10% 11 11	Mr.	
		01h	2/25		0.78125 %		
		02h	3/25		1.171875 %		
Description		03h	4 / 25	56	1.5625 %		
	M ST	FDh	254/2	256	99.21875 %		
		FE (C)	255 / 2	256	99.609375 %		
	П	FFh	1 (Defa	ault)	100 %		
Restriction	1/20-		Mp. Secure di confessioni di se				
		Status			Availability		
		Normal Mode On, Idle Mode Off,	Sleep Out		Yes		
Register Availability		Normal Mode On, Idle Mode On,	Sleep Out		Yes		
, rogioto ri unumani		Partial Mode On, Idle Mode Off, S	Sleep Out		Yes		
		Partial Mode On, Idle Mode On, S	Sleep Out		Yes		
		Sleep In			Yes		
		Status			Default Value		
Default Value		Power On Sequence			00h		
		S/W Reset		00h			
		H/W Reset			00h		



(5200h) RDDISBV: Read Display Brightness

Ac	ldress (MIPI I/	F)	52h				Access Attribute				R
Ade	dress (Other I	/F)		520)0h		Number of Parameter(s) via MIPI I/F			1	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
5200h	Parameter 1	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	00h

	- This command is used to returns the brightness value o	f the display.									
	In principle relationship is that 00h value means the lowe	est brightness and FFh value means the highest brightnes									
	Please refer the register "WRDISBV (5100h)" for detailed	Please refer the register "WRDISBV (5100h)" for detailed.									
Description	DBV[7:0] is "0" (RDDISBV, 52h) when display is in sleep-in mode.										
	DBV[7:0] is "0" (RDDISBV, 52h) when bit BCTRL of "Wr	: 0] is "0" (RDDISBV, 52h) when bit BCTRL of "Write CTRL Display (5300h)" command is "0".									
	DBV[7:0] is manual set brightness specified with "Write	CTRL Display (5300h)" command when bit BCTRL is "1".									
Restriction											
	Status	Availability									
	Status Normal Mode On, Idle Mode Off, Sleep Out	Availability Yes									
Register Availability											
Register Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes									
Register Availability	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out	Yes Yes									
Register Availability	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Yes Yes Yes									
Register Availability	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes Yes Yes Yes Yes									
Register Availability	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes Yes Yes Yes Yes									
Register Availability Default Value	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Yes Yes Yes Yes									
	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes Yes Yes Yes Yes Default Value									
	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence	Yes Yes Yes Yes Yes Yes Yes Ooh									

2012/03/30 228 Version 0.05



(5300h) WRCTRLD: Write CTRL Display

Ac	ldress (MIPI I/	F)		5:	3h		Access Attribute				w
Ad	dress (Other I	/F)		5300h Number of Parameter(s) via MIPI I/F			Number of Parameter(s) via MIPI I/F			1	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
5300h	Parameter 1	00h	0	0	BCTRL	0	DD	BL	0	0	00h

- This command is used to control the "LEDPWM" pin, dimming function for CABC. BCTRL: Turn On / Off the brightness control block with the dimming effect. About the register "LEDPWPOL", please refer to the register "ABC_CTRL2" **BCTRL LEDPWPOL LEDPWM Pin Final State Backlight Final State** 0 0 Keep "LOW" (0% PWM Duty) (Default) OFF 1 0 PWM Output (High level is duty) ON Keep "HIGH" (0% PWM Duty) 0 OFF 1 Inversed PWM Output (Low level is duty) 1 ON DD: Enable / Disable dimming function only for CABC. DD **CABC Dimming Function Description** Disabled Enabled (Default) BL: Turn On/Off the backlight control without dimming effect. BL **Backlight Control** 0 OFF (Default) ON When BL bit change from '1' to '0', backlight is turned off without gradual dimming, even if dimming-on (DD = '1') are Dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD=1, e.g. BCTRL: 0 -> 1 or 1-> 0 Restriction Status **Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes

Default Value

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h

Yes

2012/03/30 229 Version 0.05

Sleep In



(5400h) RDCTRLD: Read CTRL Display

Ac	ldress (MIPI I/	F)		54	4h				R		
Ad	dress (Other I	/F)		540	00h		Number of Parameter(s) via MIPI I/F			1	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
5400h	Parameter 1	00h	0	0	BCTRL	0	DD	BL	0	0	00h

- This command is used to "read" the setting status of "LEDPWM" pin, dimming function for CABC.

BCTRL: Turn On / Off the brightness control block with the dimming effect.

About the register "LEDPWPOL", please refer to the register "ABC_CTRL02"

BCTRL	LEDPWPOL	LEDPWM Pin Final State	Backlight Final State
0	0	Keep "LOW" (0% PWM Duty) (Default)	OFF
1	0	PWM Output (High level is duty)	ON
0	1	Keep "HIGH" (0% PWM Duty)	OFF
1	a 1 (C	Inversed PWM Output (Low level is duty)	ON

DD: Enable / Disable dimming function only for CABC.

Description

DD	CABC Dimming Function
0 0	Disabled
	Enabled (Default)

BL: Turn On/Off the backlight control without dimming effect.

	BL	Backlight Control
7	0	OFF (Default)
	1	ON

When BL bit change from '1' to '0', backlight is turned off without gradual dimming, even if dimming-on (DD = '1') are selected.

Dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD=1, e.g. BCTRL: $0 \rightarrow 1$ or $1 \rightarrow 0$

Restriction

iction -

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default Value

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h

2012/03/30 230 Version 0.05



(5500h) WRPWRSAVE: Write Power Save

Ac	ldress (MIPI I/	F)	55h			Access Attribute				w	
Ade	dress (Other I	5500h			Number of Parameter(s) via MIPI I/F				1		
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
5500h	Parameter 1	00h	IMAGE_ENHANCEMENT [3:0]			0	0	CABC_C	COND[1:0]	00h	

- This command is used to set parameters for image content based adaptive brightness control and image enhancement level control functionality.
- There is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.

CABC_C	OND[1 : 0]	Function
0	2 1	Off (Default)
0		User Interface Image (UI-Mode)
1	0	Still Picture Image (Still-Mode)
1	1	Moving Image (Moving-Mode)

Description

- The NT35590 provides 4 different IE (Image Enhancement) technologies that include Brightness Enhancement, Vivid Color, Smart Color and Edge Enhancement. The three sets for IE Low/Medium/High level can be selected by IMAGE_ENHANCE[3:0] as below table. User can define each IE level value of these four IE technologies independently in "CMD2 Page2" Registers. The real register addresses are also described in below table.

	IMAGE_ENHANCEMENT[3:0]				IE Level	Brightness Enhancement	Vivid Color	Smart Color	Edge Enhancement
	0	0	0	0			IE OFF		
	1	0	0	0	Low	LEVEL_01 of	LEVEL01 of	RATIO_SEL01	LEVEL_01 of
	ı	0	0	U	LOW	Reg. 24h	Reg. 18h	of Reg. 21h	Reg. 21h
	1	0	0	1	Medium	LEVEL_02 of	LEVEL02 of	RATIO_SEL02	LEVEL_02 of
	ı	0	O	ı	Mediairi	Reg. 24h	Reg. 19h	of Reg. 22h	Reg. 22h
	1	0	1	1	High	LEVEL_03 of	LEVEL03 of	RATIO_SEL03	LEVEL_03 of
	ı	0		ı	riigii	Reg. 25h	Reg. 1Ah	of Reg. 23h	Reg. 23h
		Oth	iers				N.A. (Reser	ved)	
_									

Restriction

- This register is synchronized with V-sync by internal circuit.



	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes		
	Partial Mode On, Idle Mode Off, Sleep Out	Yes		
	Partial Mode On, Idle Mode On, Sleep Out	Yes		
	Sleep In	Yes		
		2		
	Status	Default Value		
Default Value	Power On Sequence	00h		
	S/W Reset	00h		
	H/W Reset	00h		



(5600h) RDPWRSAVE: Read Power Save

Address (MIPI I/F) 56h						Access Attribute				R	
Ad	dress (Other I	/F)	5600h			Number of Parameter(s) via MIPI I/F				1	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
5600h	Parameter 1	00h	IMAGE_ENHANCEMENT [3:0]			0	0	CABC_C	COND[1:0]	00h	

- This command is used to "read" the CABC operation mode and image enhanced level.
- There is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.

CABC_CC	OND[1 : 0]	Function					
0	0	Off (Default)					
0	1 1	User Interface Image (UI-Mode)					
1	0	Still Picture Image (Still-Mode)					
1 ((Moving Image (Moving-Mode)					

Description

Image enhanced (IE) level is read by IMAGE_ENHANCEMENT [3:0] as below table.

IMAGE	E_ENHAI	NCEMEI	VT[3:0]	IE Level	Brightness Enhancement	Vivid Color	Smart Color	Edge Enhancement	
0	0	0	0		No house the designation and	IE OFF			
	7)	0	0	Low	LEVEL_01 of	LEVEL01 of	RATIO_SEL01	LEVEL_01 of	
D	U	U		LOW	Reg. 24h	Reg. 18h	of Reg. 21h	Reg. 21h	
1	0	0	1	Medium	LEVEL_02 of	LEVEL02 of	RATIO_SEL02	LEVEL_02 of	
1	0	O	'	Mediairi	Reg. 24h	Reg. 19h	of Reg. 22h	Reg. 22h	
1	0	1	1	High	LEVEL_03 of	LEVEL03 of	RATIO_SEL03	LEVEL_03 of	
1	O	I	ı	riigii	Reg. 25h	Reg. 1Ah	of Reg. 23h	Reg. 23h	
Others					N.A. (Reserved)				

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

2012/03/30 233 Version 0.05



Default Value

Status	Default Value
Power On Sequence	00h
S/W Reset	00h
H/W Reset	00h





(5E00h) WRCABCMB: Write CABC Minimum Brightness

Ad	Address (MIPI I/F)				5Eh			Access Attribute						
Add	dress (Other I	/F)	5E00h			Number of Parameter(s) via MIPI I/F				1				
Address			Parameter DI15 : 91		Parameter D[15 : 8]		er D[15 : 8] D[7]		D[7] D[6] D[5] D[4		D[3]	D[2]	D[1]	Default
(Other I/F)	i arameter	D[13.0]	ניו	Ե[0]	נפוס	D[4]	נפום	ار2]	ניו	امام	Value			
5E00h	Parameter 1	00h		СМ				B[7 : 0]						

	- This command is used to set the minimum I	brightness value of the display for CABC function.								
Description	00h value means the lowest brightness for C	value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.								
Restriction	-									
	Status	Availability								
	Normal Mode On, Idle Mode Off,	Sleep Out Yes								
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes								
	Partial Mode On, Idle Mode Off,	Sleep Out Yes								
	Partial Mode On, Idle Mode On,	Sleep Out Yes								
	Sleep In	Yes								
	Status	Default Value								
Default Value	Power On Sequence	00h								
	S/W Reset	00h								
	H/W Reset	00h								



(5F00h) RDCABCMB: Read CABC Minimum Brightness

Ad	Address (MIPI I/F) 5Fh					Access Attribute				R	
Add	dress (Other I	/F)	5F00h			Number of Parameter(s) via MIPI I/F				1	
Address	Parameter D[15 : 8]		D[7]	D[7] D[0]	DIEI	DIEI DIAI	Dial	Drai	DIAI	Droz	Default
(Other I/F)			D[7]	D[6]	D[5]	D[4]	D[3] D[2]		D[1]	D[0]	Value
5F00h	Parameter 1	00h		СМ				B[7 : 0]			

	- This command is used to "read" the minimum brightness value of the display for CABC function.								
Description	00h value means the lowest brightness for CA	ABC and FFh value means the highest brightness for CABC.							
Restriction	-								
	Status	Availability							
	Normal Mode On, Idle Mode Off,	Sleep Out Yes							
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes							
	Partial Mode On, Idle Mode Off, S	Sleep Out Yes							
	Partial Mode On, Idle Mode On, S	Sleep Out Yes							
S	Sleep In	Yes							
	Status	Default Value							
Default Value	Power On Sequence	00h							
Delault value	S/W Reset	00h							
	H/W Reset	00h							



(A100h ~ A106h) RDDDBS: Read DDB Start

Address (MIPI I/F)			A1h			Access Attribute				R	
Ade	dress (Other I	/F)	A100h ~ A106h			Number of Parameter(s) via MIPI I/F				7	
Address	Parameter	D[45 : 9]	DIZI	Diei	DISI	DIAI	DIST	Dial	D[4]	DIOI	Default
(Other I/F)	Farailletei	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Value
A100h	Parameter 1	00h				SIE)[7 : 0]				N/A
A101h	Parameter 2	00h				SID	[15 : 8]				N/A
A102h	Parameter 3	00h				МІС	D[7 : 0]			. "	N/A
A103h	Parameter 4	00h				MID	[15 : 8]				N/A
A104h	Parameter 5	00h		RID[7:0]						N/A	
A105h	Parameter 6	00h		RID[15:-8]						N/A	
A106h	Parameter 7	00h					FFh				FFh

- This command returns supplier identification and display module model / revision information.

Note: This information is "not" the same what "Read ID1 (DA00h)", "Read ID2 (DB00h)" and "Read ID3 (DC00h)" commands are returning.

Note: Parameter 7 is an "Exit Code", this means that there is no more data in the DDB block.

Description

This read sequence can be interrupted by any command and it can be continued by "Read DDB Continue (A800h)" command when the first parameter, what has been transferred, is the parameter, which has not been sent e.g. RDDDBS => 1st parameter has been sent => 2nd Parameter has been sent => interrupt => RDDDBC => 3rd parameter of the RDDDBS has been sent.

Note:

SID[15:0]: MIPI member ID number

MID[15:0]: Module ID RID[15:0]: Revision ID

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

2012/03/30 237 Version 0.05





A100h ~ A105h:

Status	Default Value
Power On Sequence	N/A
S/W Reset	N/A
H/W Reset	N/A

Default Value

A106h:

Status	Default Value
Power On Sequence	FFh
S/W Reset	FFh 15
H/W Reset	FFN



(A800h ~ A806h) RDDDBC: Read DDB Continue

Ad	ldress (MIPI I/	A8h				Access Attribute				R	
Add	dress (Other I	/F)	A800h ~ A806h				Number of Parameter(s) via MIPI I/F				7
Address	Boromotor	D[45 : 9]	DIZI	Diei	DISI	DIAI	Disi	DIST	D[4]	Dioi	Default
(Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Value
A800h	Parameter 1	00h				SID	[7 : 0]				N/A
A801h	Parameter 2	00h		SID[15 : 8]						N/A	
A802h	Parameter 3	00h				MIC)[7 : 0]			П	N/A
A803h	Parameter 4	00h				MID	[15 : 8]		70	M	N/A
A804h	Parameter 5	00h				RID	0[7:0]	100		11/11/11	N/A
A805h	Parameter 6	00h		RID[15:8]						N/A	
A806h	Parameter 7	00h		FFN						FFh	

		- A read_DDB_start (RDDDBS) command should be executed at least once before a read_DDB_continue (RDDDBC) command to define the read location. Otherwise, data read with a read_DDB_continue command is undefined. Note: (1) Parameter 7 is an "Exit Code", this means that there is no more data in the DDB block. (2) for use example: Step 1. HW Reset. Step 2: write 0x11, set sleep out mode. Step 3: set max. return packet size =5. Step 4. read 0xA8, Return 5 bytes. Return SID[7:0], SID[15:8], MID[7:0], MID[15:8], RID[7:0] Step 5. read 0xA8, DDI return 2 bytes (RID[15:8], 0xFF)
	Restriction	- SPI-8 I/F don't support continue read.
f		

	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes		
	Partial Mode On, Idle Mode Off, Sleep Out	Yes		
	Partial Mode On, Idle Mode On, Sleep Out	Yes		
	Sleep In	Yes		

A800h ~ A805h:

Default Value

Status	Default Value
Power On Sequence	N/A
S/W Reset	N/A
H/W Reset	N/A

2012/03/30 239 Version 0.05





A806h:

Default Value

Status	Default Value
Power On Sequence	FFh
S/W Reset	FFh
H/W Reset	FFh



(AA00h) RDFCS: Read First Checksum

Ad	Idress (MIPI I/	F)	AAh					Access Attribute				
Ad	dress (Other I	/F)		AA00h				Number of Parameter(s) via MIPI I/F				
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value	
AA00h	Parameter 1	00h	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	00h	

Description	- This command returns the first checksum we memory after the write access to those regis	what has been calculated from System function registers and the frame sters and/or frame memory has been done.
Restriction	(1) It will be necessary to wait 150 ms after the read this checksum value.	ere is the last write access on System function registers before there can
Register Availability	Status Normal Mode On, Idle Mode Off, Normal Mode On, Idle Mode On, Partial Mode On, Idle Mode Off, S Partial Mode On, Idle Mode On, S Sleep In	Sleep Out Yes Sleep Out Yes
Default Value	Status Power On Sequence S/W Reset H/W Reset	Default Value 00h 00h 00h

(AB00h) MIPI Error Report


Ad	Address (MIPI I/F) ABh						Access	Attribute		R	
Address (Other I/F) AB00h						Number of Parameter(s) via MIPI I/F					
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[7] D[6] D[5] D[4]				D[2]	D[1]	D[0]	Default Value
AB00h	Parameter 1	00h	AWER15	AWER14	AWER13	AWER12	AWER11	AWER10	AWER9	AWER8	NA
AB01h	Parameter 2	00h	AWER7	AWER6	AWER5	AWER4	AWER3	AWER2	AWER1	AWER0	NA

				n				
	- Periph	eral sourced MIPI error report for softw	are debug in de	velopment stage.				
Description	- It is an	alternative way to use DCS short read	packet (with 2 p	arameters) for error report readout besides of DSI pa	acket			
	type 02ł	1						
Restriction								
		Status		Availability				
		Normal Mode On, Idle Mode Off,	Sleep Out	Yes				
Register Availability		Normal Mode On, Idle Mode On,	Sleep Out	Yes				
	MS	Partial Mode On, Idle Mode Off,	Sleep Out	Yes				
		Partial Mode On, Idle Mode On,	Sleep Out	eep Out Yes				
	П,	Sleep In		Yes				
	AB00	h:						
	\\\	Status		Default Value				
Default Value	· ·	Power On Sequence		NA				
		S/W Reset		NA				
		H/W Reset		NA				



(AC00h) DCS long write payload counter

Ac	Address (MIPI I/F) ACh						Access	Attribute		R	
Ad	dress (Other I	AC00h				Number of Parameter(s) via MIPI I/F				2	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
AC00h	Parameter 1	00h	LPa15	LPa14	LPa13	LPa12	LPa11	LPa10	LPa9	LPa8	NA
AC01h	Parameter 2	00h	LPa7	LPa6	LPa5	LPa4	LPa3	LPa2	LPa1	LPa0	NA




2012/03/30 243 Version 0.05



(AE00h) STB EDGE POSITION

Ad	ldress (MIPI I/	F)	AEh						R/W		
Ado	Address (Other I/F) AE00h Number of Parame					eter(s) via l	1				
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
AE00h	Parameter 1	00h		STB_EDGE_SEL[7:0]							00h



2012/03/30 244 Version 0.05



Restriction	- '	. If STB high-p	oulse crosses to next HSYNC, this will cause abnor	rmal
218	output.			
	Status		Availability	
	Normal Mode On, Idle Mode Off, S	leep Out	Yes	
Register Availability	Normal Mode On, Idle Mode On, S	leep Out	Yes	
	Partial Mode On, Idle Mode Off, S	leep Out	Yes	
	Partial Mode On, Idle Mode On, S	leep Out	Yes	
	Sleep In		Yes	
	Status		Default Value	
Default Value	Power On Sequence		ooh	
	S/W Reset		00h	
	H/W Reset	1/2/11	00h	
NOVA	IENO DISC			

(AF00h) RDCCS: Read Continue Checksum

Ad	Idress (MIPI I/	VF) AFh						Access Attribute				
Ad	dress (Other I	/F)	AF00h				Number of Parameter(s) via MIPI I/F				1	
Address	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default	
(Other I/F)	rarameter	5[10.0]	5[1]	5[0]	5[0]	5[4]	5[0]	رداح	5[1]	5[0]	Value	
AF00h	Parameter 1	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0	00h	

	- This command returns the continue check	ssum what has been calculated continuously after the first checksum has									
Description	calculated from System function registers	calculated from System function registers and the frame memory after the write access to those registers and/									
	frame memory has been done.										
Restriction	•	1) It will be necessary to wait 300 ms after there is the last write access on System function registers before there can read this checksum value in the first time.									
	Status	Availability									
	Normal Mode On, Idle Mode Off	; Sleep Out Yes									
Register Availability	Normal Mode On, Idle Mode On	, Sleep Out Yes									
	Partial Mode On, Idle Mode Off	, Sleep Out Yes									
	Partial Mode On, Idle Mode On	, Sleep Out Yes									
	Sleep In	Yes									
	AF00h:										
	Status	Default Value									
Default Value	Power On Sequence	00h									
	S/W Reset	00h									
	H/W Reset	00h									



(B000h~B100H) VS_DLY_OPTION (Option Function)

Ad	dress (MIPI I/	(F)		B0h ~B1h				Acces	s Attribute		R/W	
Add	dress (Other I	/F)	B000h ~ B100h				Nu	1				
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value	
B000h	Parameter 1	00h		VS_DLY_OPTION[7:0]								
B100h	Parameter 1	00h	0	0	0	0	0	VS_I	DLY_OPTION	10:8]	02h	

	- Delay	y Line Numbers of Display VSYNC p	osition for 3D Land	scape side-by-sid	e application.			
		VS_DLY_OPTION[10:0]	DELAY LINE NUMBER OF DISPLAY VSYNC					
		000h						
		001h	all of		1			
		002h		חות .	2			
Description								
		280h		6	40			
	M.				:			
		6FEh		17	790			
	, V	6FFh	Reserved					
	0		:					
		7FFh		Rese	erved			
Restriction	-	U -						
						-		
		Status		Availability				
		Normal Mode On, Idle Mode O	Off, Sleep Out Yes					
					163			
Register Availability		Normal Mode On, Idle Mode O	On, Sleep Out		Yes	_		
Register Availability								
Register Availability		Normal Mode On, Idle Mode O	Off, Sleep Out		Yes			
Register Availability		Normal Mode On, Idle Mode O	Off, Sleep Out		Yes Yes			
Register Availability	B0h -	Normal Mode On, Idle Mode On,	Off, Sleep Out		Yes Yes Yes			
Register Availability	B0h -	Normal Mode On, Idle Mode O Partial Mode On, Idle Mode O Partial Mode On, Idle Mode O	Off, Sleep Out	Default	Yes Yes Yes Yes			
Register Availability	B0h -	Normal Mode On, Idle Mode On,	Off, Sleep Out On, Sleep Out		Yes Yes Yes Yes Yes			
Register Availability Default Value	B0h -	Normal Mode On, Idle Mode On Partial Mode On, Idle Mode On Partial Mode On, Idle Mode On Sleep In B1h:	Off, Sleep Out On, Sleep Out	0h	Yes Yes Yes Yes Yes Yalue B1h			
	B0h -	Normal Mode On, Idle Mode On Partial Mode On, Idle Mode On Partial Mode On, Idle Mode On Sleep In	Off, Sleep Out On, Sleep Out B B		Yes Yes Yes Yes Yes			

2012/03/30 247 Version 0.05

(BA00h) SET_MIPI_LANE


Ad	dress (MIPI I/	(F)	BAh			Access Attribute				R/W	
Add	dress (Other I	/F)	BA00h			Number of Parameter(s) via MIPI I/F				1	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
BA00h	Parameter 1	00h	0	0	0	0	0	0	DSI_LAN	IE[1:0]	02h

	- MIPI data lane num	ber selection.							
	DSI_LANE[1:0]]	F	function Description					
	00		MIPI DSI with 1 lane						
Description	01		ı	MIPI DSI with 2 lanes					
	10			MIPI DSI with 3 lanes					
	11			MIPI DSI with 4 lanes					
			MAIN						
Restriction									
		Status		Availability					
	Normal N	Mode On, Idle Mode Off,	Sleep Out	Yes					
Register Availability	Normal N	Mode On, Idle Mode On,	Sleep Out	Yes					
regioter Availability	Partial M	lode On, Idle Mode Off,	Sleep Out	Yes					
	Partial M	lode On, Idle Mode On,	Sleep Out	Yes					
		Sleep In		Yes					
	BA00h:								
		Status		Default Value					
Default Value	Powe	r On Sequence		02h					
		S/W Reset		02h					
	ŀ	H/W Reset		02h					
	<u> </u>	1/VV Keset		02h					



(BC00h) 3D-Barrier Ctrl: (Option Function)

Ac	ldress (MIPI I/	(F)	BCh				Access Attribute				R/W
Ad	dress (Other I	/F)	BC00h			Number of Parameter(s) via MIPI I/F				1	
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
BC00h	Parameter 1	00h	0	0	EN_PORTRAIT	EN_3D	0 INTERLACE_SEL[1:0]			0	00h





	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
ility	Normal Mode On, Idle Mode On, Sleep Out	No
	Partial Mode On, Idle Mode Off, Sleep Out	No
	Partial Mode On, Idle Mode On, Sleep Out	No
	Sleep In	

BC00h:

Default Value

Register Availab

Status	Default Value
Power On Sequence	00h
S/W Reset	ooh
H/W Reset	ooh



(C200h) SETDSIMODE: Set Display Mode

Ad	ldress (MIPI I/	F)	C2h			Access Attribute				R/W	
Add	dress (Other I	/F)	C200h			Number of Parameter(s) via MIPI I/F				1	
Address	Dozometez	D[45 - 0]	D[7]	Diei	DIEI	DIAI	DIST	Diai	DIAI	Dioi	Default
(Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Value
C200h	Parameter 1	00h	0	0 0 0 0			RM	0	DM [1:0]		03h

- MIPI Via / Bypass RAM switch control. - RM The bit is used to enable or disable for the Frame Memory access operation. RM setting is enabled from the next frame of Video mode. Wait 1 frame to transfer data after setting. RM **GRAM** access 0 Disable 1 Enable **Description** - DM[1:0] The bit is used to select display operation mode. The setting allows switching between display operation in synchronization with internal oscillation clock DM[1:0] **Function Description** 00 Internal oscillator clock 01 Reserved 10 Reserved Video mode display (Bypass GRAM Mode or Compressed into GRAM mode) 11 Restriction Status **Availability** Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes AE00h: **Default Value Status** 03h Power On Sequence **Default Value** S/W Reset 03h H/W Reset 0.3h

2012/03/30 251 Version 0.05

(DA00h) RDID1: Read ID1

Ac	Idress (MIPI I/	F)	DAh				Access Attribute				R
Ad	dress (Other I	/F)	DA00h			Number of Parameter(s) via MIPI I/F				1	
Address	Parameter	D[15 : 8]	DIZI	Diel	DISI	DIAI	Dist	Dial	D[4]	Dioi	Default
(Other I/F)	Parameter	[וס . פו	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Value
DA00h	Parameter 1	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	N/A

Description	- This read byte identifies the display module's manufacturer.							
Restriction	-							
	Status	Availability						
	Normal Mode On, Idle Mode Off,	Sleep Out Yes						
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes						
	Partial Mode On, Idle Mode Off,	Sleep Out Yes						
	Partial Mode On, Idle Mode On,	Sleep Out Yes						
	Sleep In	Yes						
	DA00h:							
	Status	Default Value						
Default Value	Power On Sequence	N/A						
	S/W Reset	N/A						
	H/W Reset	N/A						
	V -							

(DB00h) RDID2: Read ID2

Ad	Idress (MIPI I/	F)	DBh			Access Attribute				R	
Ado	dress (Other I	/F)	DB00h Number of Parameter(s) via MIPI				MIPI I/F	1			
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
DB00h	Parameter 1	00h	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	N/A

	- This read byte is used to track the display i	module/driver versi	ion.		
	It is defined by display supplier and chang-	es each time a rev	vision is made to the display, material or constru	uction	
Provintion	specifications. See Table:	. 9 (
Description	ID Byte Value	Version	Changes		
	80h 81h 82h				
Restriction					
	Status		Availability		
	Normal Mode On, Idle Mode Off	, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On	, Sleep Out	Yes		
g	Partial Mode On, Idle Mode Off,	Sleep Out	Yes		
	Partial Mode On, Idle Mode On,	, Sleep Out	Yes		
	Sleep In		Yes		
	DB00h:				
	Status		Default Value		
			N/A		
Default Value	Power On Sequence		IN/A		
Default Value	Power On Sequence S/W Reset		N/A		

(DC00h) RDID3: Read ID3

Ad	Idress (MIPI I/	F)	DCh				Access Attribute				
Ad	dress (Other I	/F)		DC	00h		Numbe	er of Param	eter(s) via l	MIPI I/F	1
Address	Parameter	D[15 : 8]	DIZI	Diei	DISI	DIAI	Dist	Dial	D[4]	Dioi	Default
(Other I/F)	Parameter	[וס . פו	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Value
DC00h	Parameter 1	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	N/A

Description	- This read byte identifies the display module	/ driver.
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off,	Sleep Out Yes
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes
	Partial Mode On, Idle Mode Off,	Sleep Out Yes
	Partial Mode On, Idle Mode On,	Sleep Out Yes
	Sleep In	Yes
	DC00h:	
	Status	Default Value
Default Value	Power On Sequence	N/A
	S/W Reset	N/A
	H/W Reset	N/A

(F400h) Novatek ID: Read Novatek ID

Ad	Idress (MIPI I/	F)	F4h			Access Attribute				R	
Ado	dress (Other I	/F)	F400h Number of Parameter(s) via MIF		F400h Number of Parameter(s) via MIPI I/F		MIPI I/F	1			
Address (Other I/F)	Parameter	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
F400h	Parameter 1	00h	1	0	0	1	0	0	0	0	90h

Description	- This read byte identifies the Novatek ID cod	de.
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off,	Sleep Out Yes
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out Yes
	Partial Mode On, Idle Mode Off,	Sleep Out Yes
	Partial Mode On, Idle Mode On,	Sleep Out Yes
	Sleep In	Yes
	F400h:	
	Status	Default Value
Default Value	Power On Sequence	90h
l	S/W Reset	90h
	H/W Reset	90h

(FB00h) RELOAD CMD1

Restriction

Address (MIPI I/F)				FBh				R/W		
Address (Other	r I/F)			FB00h			Nur	nber of Pa	rameter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	0	0	0	0	0	0	0	RELOAD_CMD1	00h

	- RELOAD_CMD1: Th	ne RELOAD_CMD1 is ι	used to select th	ne control value of CMD1.			
	RELOAD_REG		MIPI LANE, ST	B Function, 3D-related Function			
	0	Reload se	tting value fro	m MTP or register default value to register			
	1	D	on't reload MTF	or register default value to register			
Description	value as Specification 2. If the user programmer software reset again 3. When the NT35590 register to change the	on definition. med MTP, these above of exit sleep mode, the dra nese registers contents.	descript registers	TP registers default value equal to NT35590 Driver IC is default value equal to MTP Value after hardware red MTP or register default value to the above descripent register value by user's software setting, before the	eset or ot MTP		
Restriction							
					Ī		
	WII	Status		Availability			
	Normal Mo	ode On, Idle Mode Off,	Sleep Out	ep Out Yes			
Register Availability	Normal Mo	ode On, Idle Mode On,	Sleep Out	Yes			
	Partial Mo	ode On, Idle Mode Off,	Sleep Out	Yes			
	Partial Mo	ode On, Idle Mode On,	Sleep Out	Yes			
		Sleep In		Yes			
		Status		Default Value			
Default Value	Power	On Sequence		00h			
	S/	W Reset		00h			
	H/	W Reset		00h			

2012/03/30 256 Version 0.05



Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



(FE00h) RD_CMDSTATUS: Read the Current Register Set

Address (MIPI	I/F)			FEh			Ac	cess Attrib	ute	R
Address (Other	1/F)			FE00h			Numbe	er of Param	eter(s)	1
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	0	0	CMD2_P4	CMD2_P3	CMD2_P2	CMD2_P1	CMD2_P0	CMD1	01h

- This command is used for checking the current CMD accessing status, especially when MIPI interface is selected.

CMD1 = 1, host is accessing registers of CMD1 Set.

CMD2_P0 = 1, host is accessing registers of CMD2 Page 0.

CMD2_P1 = 1, host is accessing registers of CMD2 Page1

CMD2_P2 = 1, host is accessing registers of CMD2 Page2.

CMD2_P3 = 1, host is accessing registers of CMD2 Page3.

CMD2_P4 = 1, host is accessing registers of CMD2 Page4.

Description

Restriction

0	0	CMD2_P4	CMD2_P3	CMD2_P2	CMD2_P1	CMD2_P0	CMD1	Current Register Set Status
0//	0	0	0	0	0	0	1	In Command 1
0	0	0	0	0	0	1	0	In the Page 0 of Command 2
0	0	0	0	0	1	0	0	In the Page 1 of Command 2
0	0	0	0	1	0	0	0	In the Page 2of Command 2
0	0	0	1	0	0	0	0	In the Page 3 of Command 2
0	0	1	0	0	0	0	0	In the Page 4 of Command 2
			Oth	iers				Reserved
-	-	-	-	-	-	-	-	

2012/03/30 258 Version 0.05



	Status		Availability
	Normal Mode On, Idle Mode Of	ff, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode Or	n, Sleep Out	Yes
	Partial Mode On, Idle Mode Of	f, Sleep Out	Yes
	Partial Mode On, Idle Mode Or	n, Sleep Out	Yes
	Sleep In		Yes
			- N
	Status		Default Value
Default Value	Power On Sequence		01h
	S/W Reset		01h
	H/W Reset		O1h
	JEKOS JODIS		SURIE

(FF00h) CMD Page Select

Address (MIPI	I/F)		FFh				Ac	cess Attrib	ute	W
Address (Other	r I/F)	FF00h			Number of Parameter(s)			1		
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h				PAGE_S	SEL[7:0]				00h

	- This command is used to select page.	
	- PAGE_SEL[7:0] : it defines how to select a regist	er page that you want to access.
	00h → CMD1 is selected	- A A
	01h → CMD2 Page0 is selected	
	02h → CMD2 Page1 is selected	
Description	03h → CMD2 Page2 is selected	
	04h → CMD2 Page3 is selected	
	05h → CMD2 Page4 is selected	
	Note: When the driver IC received this command,	
Restriction		
	Status	Availability
	Normal Mode On, Idle Mode Off, Slee	p Out Yes
Register Availability	Normal Mode On, Idle Mode On, Slee	ep Out Yes
	Partial Mode On, Idle Mode Off, Slee	p Out Yes
	Partial Mode On, Idle Mode On, Slee	p Out Yes
	Sleep In	Yes
	Status	Default Value
Default Value	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	00h
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off, Slee	-
Desigtor Assellabilit	Normal Mode On, Idle Mode On, Slee	
Register Availability	Partial Mode On, Idle Mode Off, Slee	
	Partial Mode On, Idle Mode On, Slee	-
	Sleep In	Yes

2012/03/30 260 Version 0.05



7. Electrical Characteristics

7.1 ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply voltage	VDDI,VDDAM	-0.3 ~ +5.5	V
Supply voltage	VCI-AVSS	- 0.3 ~ + 5.5	V
Driver supply Voltage	AVDD-AVSS	-0.3 ~ +6.5	V
Operating temperature range	TOPR	-30 ~ +75	°C
Storage Temperature range	TSTG	-40 ~ +85	V /c
Logic Input voltage range	VIN	-0.3 ~ +4	M
Logic Output voltage range	VO	-0.3 ≈ +4	V
Supply voltage (MTP)	MTP_PWR - AVSS	7.8	V
Humidity	C	5% to 95%	%

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



7.2 DC CHARACTERISTICS

7.2.1 Basic Characteristics

Parameter	Symbol	Conditions		Specification	n	Unit	Notes
rarameter	Symbol	Conditions	MIN	TYP	MAX	Unit	Notes
		Power & Operation	Voltage				·
Analog Operating voltage	VCI	Operating Voltage	2.5	2.8	4.8	V	Note 1,5,6
I/O operating voltage	VDDI	I/O supply voltage	1.65	1.8	3.6	V	Note 1
		MIPI					
MIPI Operating voltage	VDDAM	Supply voltage	1.7	1.8	4.8	V	Note1
		Input / Outpu	ıt				,
Logic High level input voltage	VIH		0.7VDDI	-	VDDI	V	Note 1, 2
Logic Low level input voltage	VIL	<u> </u>	VSS	-	0.3VDDI	V	Note 1, 2
Logic High level output voltage	VOH	IOH = -0.1mA	0.8VDDI	-	VDDI	V	Note 1, 2
Logic Low level output voltage	VOL	IOL = +0.1mA	VSS	-	0.2VDDI	V	Note 1, 2
Logic High level leakage (Except MIPI)	ILIH1	Vin = 0 to VDDI			1	uA	Note 1, 2
Logic Low level leakage (Except MIPI)	ILIIL1	Vin = 0 to VDDI	-1			uA	Note 1, 2
Logic High level leakage MIPI	ILIH2	Vin = 0 to 1.3 V			10	μA	
Logic Low level leakage MIPI	ILIL2	Vin = 0 to 1, 3 V	-10			Δ μΑ	
		VCOM Operati	on	-n			
VCOMDC3 voltage	VCOMDC3	Operating Voltage	-2		+1	V	
,		Source Drive	er)) 		
	GVDDP	GVDDP <avdd-0.3< td=""><td>2.2</td><td></td><td>5.25</td><td>V</td><td></td></avdd-0.3<>	2.2		5.25	V	
Gamma reference voltage	GVDDN	GVDDN>AVEE+0.3	-5.25		-2.2	V	
-0 11 113/ 11	V,dev1	Sout>=+4.2V, Sout<=+0.8V	7	20	30	mV	
Output deviation voltage	V,dev2	+0.8V <sout<+4.2v< td=""><td>-</td><td>10</td><td>15</td><td>mV</td><td>Note3</td></sout<+4.2v<>	-	10	15	mV	Note3
	V,dev3	Sout>=-0.8V, Sout<=-4.2V		20	30	mV	Notes
	V,dev4	-0.8V <sout<-4.2v< td=""><td></td><td>10</td><td>15</td><td>mV</td><td></td></sout<-4.2v<>		10	15	mV	
Output offset voltage	VOFSET				35	mv	
		Power generat	ion			1	(n.
Internal reference voltage	VREF	Operating Voltage	-1	-	1	%	
Power supply for Digital circuit	VDD			1.6		V	
Power supply for MIPI I/F	VP_HSSI			1.6		V	
LDO Output for 3D Function	VDC1 (Option)		3.0		5.5	V	
Power supply for VCL	VCI1	VCL= -1 * VCI1	2.5		3.05	V	Note 4
LDO output for VGH	VGHO	VGH > VGHO + 0.3V	6.0		11	V	Note 4
LDO output for VGL	VGLO (Option)	VGL < VGLO-0.3V	-7.1		-4.0	V	Note 4
Internal CP for Source driver	AVDD	Operating Voltage	1.5*VCI	-	3*VCI	V	Note 4
2nd Booster voltage	VGH	Operating Voltage	VCI+AVDD		2*AVDD-VCL	V	Note 4
3rd Booster voltage	VGL	Operating Voltage	-AVDD+2*V CL		-AVDD+VCL	٧	
4th Booster voltage	VCL	Operating Voltage	-3.05	-	-2.5	٧	Note 4
Oscillator tolerance	OSC	25℃	-5	-	5	%	
Oscillator tolerance	osc	75℃~-30℃	-8	-	8	%	
LEDPWM frequency drift tolerance	LEDPWM	25℃	-5	-	5	%	

Note 1: VDDI=1.65 to 3.6V, VCI= 2.5 to 4.8V, VDDAM=1.7 to 4.8 V, AVSS=VSS=0V, Ta=-30 to 75 ℃ (to +85 ℃ no damage)

Note 2: When the measurements are performed with LCD module, Measurement Points are like below.

CSX, RDX, WRX, D[23:0], DCX, RESX, SCL, IM[2:0] and Test pins

Note 3: Source channel loading= 40pF/channel

Note 5: Restriction for charge pump selection

When VCI = 2.5V \sim 4.8V \Rightarrow please set pump ratio to x1.5. When VCI = 2.5V \sim 4.0V \Rightarrow please set pump ratio to x2.0.

When VCI = 2.5V ~ 3.1V → please set pump ratio to x2.5. When VCI = 2.5V ~ 2.9V → please set pump ratio to x3.0.

Note 6: Pump ratio also can adjust base on customer requirement such as different panel loading

2012/03/30 262 Version 0.05



7.2.2 Current Consumption

					Specifi	cation			
Parameter	Symbol	Conditions	M	IN	T	/P	MAX		Unit
			VCI	VDDI	VCI	VDDI	VCI	VDDI	
Sleep in mode	I _{SPA}	VCI = 3.3 V,							
(Note 1)		VDDI=VDDAM=1.8V, 1280		-	20	180	40	360	uA
		lines, Ta = 25°,							
Sleep in mode	I _{SPA}	VCI = 3.3 V,							
(Note 1)		VDDI=VDDAM=1.8V, 1280		-	40	360	80	720	uA
		lines, Ta = 70°C,					n	M/M	
Deep standby mode	I _{DST}	VCI =3.3V,			21	191			
(Note 1)		VDDI=VDDAM=1.8V,		-		0	\\4	.0	uA
		Ta = 25°C	1		211	17	L		
Deep standby mode	I _{DST}	VCI =3.3V,	MM	11/1					
(Note 1)		VDDI=VDDAM=1.8V,	11/		3	0	10	00	uA
		Ta = 70°C	U.			ル ト			

Note1. For MIPI interface, the sleep in and deep standby current is only in ULPS mode.


7.2.3 MIPI DC Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
	Power and Operation Voltage	for MIPI Receive	r		
VDDAM	Power supply voltage for MIPI RX	1.7	1.8	4.8	V
VLPH	Low power mode operating voltage	— 1.1	1.2	1.3	V
	MIPI Characteristics for High S	Speed Receiver			
VILHS	Single-ended input low voltage	-40			mV
VIHHS	Single-ended input high voltage			460	mV
VCMRXDC	Common-mode voltage	70		330	mV
ZID	Differential input impedance	80	100	125	ohm
VOD	HS transmit differential voltage (VOD=VDP-VDN)	140	200	250	mV
V_{IDTH}	Different input high threshold			70	mV
V_{IDTL}	Different input low threshold	-70			mV
$V_{TERM-EN}$	Single-ended threshold for HS termination enable			450	mV
	MIPI Characteristics for Lov	w Power Mode			
VI	Pad signal voltage range	-50		1350	mV
VGNDSH	Ground shift	-50		50	mV
VIL	Logic 0 input threshold	0.0		550	mV
VIH	Logic 1 input threshold	880		VDDAM	mV
VHYST	Input hysteresis	25			mV
VOL	Output low level	-50		50	mV
VOH	Output high level	1.1	1.2	1.3	V

2012/03/30 263 Version 0.05



ZOLP	Output impedance of Low Power Transmitter	80	100	125	ohm
VIHCD,MAX	Logic 0 contention threshold	0.0		200	mV
VILCD,MIN	Logic 1 contention threshold	450		VDDAM	mV





7.3 AC CHARACTERISTICS

7.3.1 Serial Interface Timing Characteristics




Figure 7.3.9 Serial Interface Operation


VCI= 2.3 V ~ 4.8 V, VDDI = 1.65V to 3.6V, VDDAM = 1.7V to 4.8V

ltem	Symbol	Timing Diagram	Min.	Тур.	Max.	Unit
SCL clock cycle time Write (received)	tscycw	Figure 7.3.9	100	-	20,000	ns
SCL clock cycle time Read (transmitted)	t _{SCYCR}	Figure 7.3.9	300	-	20,000	ns
SCL "High" pulse width Write (received)	t _{SHW}	Figure 7.3.9	40	-	-	ns
SCL "High" pulse width Read (transmitted)	t _{SHR}	Figure 7.3.9	140	-	-	ns
SCL "Low" pulse width Write (received)	t _{SLW}	Figure 7.3.9	40	-	-	ns
SCL "Low" pulse width Read (transmitted)	t _{SLR}	Figure 7.3.9	140	-	-	ns
SCL clock rise/fall time	t _r , t _f	Figure 7.3.9	-	-	10	ns
Chip select setup time	t _{CSS}	Figure 7.3.9	20	-	-	ns
Chip select hold time	t _{CSH}	Figure 7.3.9	50	-	-	ns
Input data setup time	t _{SDS}	Figure 7.3.9	20	-	-	ns
Input data hold time	t _{SDH}	Figure 7.3.9	20	-	-	ns
Output data access time	t _{ACC}	Figure 7.3.9	-	-	120	ns
Output data hold time	t _{OH}	Figure 7.3.9	5	-	-	ns
Chip deselect "High" pulse width	t _{CHW}	Figure 7.3.9	45	-	-	ns



7.3.2 MIPI Interface Characteristics

High Speed Data Transmission: Data-Clock Timing




			11 11 11			
Parameter	Symbol	Min	Тур	Max	Units	Notes
UI instantaneous	UI _{INST}	1,176	5	12,5	ns	1,2,5
Data to Clock Skew [measured at tansmitter]	T _{SKEW} [TX]	-0.15		0,15	Ul _{INST}	3
Data to Clock Setup Time [measured at receiver]	T _{SETUP} [RX]	0.15)	UI _{INST}	4
Data to Clock Hold Time [measured at reciever]	T _{HOLD} [RX]	0.15			UI _{INST}	4
20% - 80% rise time and fall time	$t_{\rm R}/t_{\rm F}$	150			ps	
29 % - 50% rise unte and fail unite	N TE			0.3	UI _{INST}	

Note:

- 1. This value corresponds to a minimum 80 MHz data rate.
- 2. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.
- 3. Total silicon and package delay budget of 0.3* UIINST.
- 4. Total setup and hole window for receiver of 0.3* UIINST.
- 5. For MIPI speed limitation:
 - [1] Per lane bandwidth is 850Mbps,
 - [2] Total Bit Rate: 2Gbps for 8-8-8-; 1.5Gbps for 6-6-6; 1.33Gbps for 5-6-5.




LP Transmission AC Specification



Parameter	Symbol	Min	Тур	Max	Units	Notes
15%-85% rise time and fall time	T _{RLP} / T _{FLP}			25	ns	1
30%-85% rise time and fall time	T _{REOT}	$\eta \eta \eta = \eta$		35	ns	1,5,6
Pulse width of the LP exclusive-OR clock pulse after STOP state or last pulse before clock	T _{LP-PULSE-TX}	40			ns	4
All other pulses	n	20		7	ns	4
Period of the LP exclusive-OR clock	T _{LP-PER-TX}	90			ns	
Slew Rate@ C _{LOAD} = 0pF	J // L	30		500	mV/ns	1,2,3,7
Slew Rate@ C _{LOAD} = 5pF	δV/δt _{SR}	30		200	mV/ns	1,2,3,7
Slew Rate@ C _{LOAD} = 20pF	OV/Otsr	30		150	mV/ns	1,2,3,7
Slew Rate@ C _{LOAD} = 70pF	No. Const.	30		100	mV/ns	1,2,3,7
Load Capacitance	C_{LOAD}			70	pF	1
te:			•		•	

Note:


- 1. CLOAD includes the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be <10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.
- 2. When the output voltage is between 15% and below 85% of the fully settled LP signal levels.
- 3. Measured as average across any 50 mV segment of the output signal transition.
- 4. This parameter value can be lower then TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch behavior.
- 5. The rise-time of TREOT starts from the HS common-level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.
- 6. With an additional load capacitance CCM between 0-60pF on the termination center tap at RX side of the Lane.
- 7. This value represents a corner point in a piecewise linear curve as bellowed.



2012/03/30 267 Version 0.05



High-Speed Data Transmission in Bursts




Parameter	Symbol	Min	Тур	Max	Units
Time to drive LP-00 to prepare for HS transmission	T _{HS-PREPARE}	40+4UI	A.	85+6UI	ns
Time from start of tHS-TRAIL or tCLK-TRAIL period to start of LP-11 state	T _{EOT}			105+12UI	ns
Time to enable Data Lane receiver line termination measured from when Dn cross VIL,MAX	T _{HS-TERM-EN}			35+4UI	ns
Time to drive flipped differential state after last payload data bit of a HS transmission burst	T _{HS-TRAIL}	60+4UI			ns
Time-out at RX to ignore transition period of EoT	T _{HS-SKIP}	40		55+4UI	ns
Time to drive LP-11 after HS burst	T _{HS-EXIT}	100			ns
Length of any Low-Power state period	T_{LPX}	50			ns
Sync sequence period	T _{HS-SYNC}		8UI		ns
Minimum lead HS-0 drive period before the Sync sequence	T _{HS-ZERO}	105+6UI			ns

Note:

- 1: The minimum value depends on the bit rate. Implementations should ensure proper operation for all the supported bit rates.
- 2: UI means Unit Interval, equal to one half HS the clock period on the Clock Lane.
- 3: TLPX is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.


Turnaround Procedure



Parameter	Symbol	Min	Тур	Max	Units
Length of any Low-Power state period : Master side	T_{LPX}	50		75	ns
Length of any Low-Power state period : Slave side	T_{LPX}	50		75	ns
Ratio of TLPX(MASTER)/TLPX(SLAVE) between Master and Slave side	Ratio T _{LPX}	2/3		3/2	
Time-out before new TX side start driving	T _{TA-SURE}	T_{LPX}		2T _{LPX}	ns
Time to drive LP-00 by new TX	T _{TA-GET}		5T _{LPX}		ns
Time to drive LP-00 after Turnaround Request	T _{TA-GO}		4T _{LPX}		ns



Switching the Clock Lane between Clock Transmission and Low-Power Mode




		<u> </u>	1 72-		
Parameter	Symbol	Min	Тур	Max	Units
Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	T _{CLK-POST}	60+ 152 UI			ns
Detection time that the clock has stopped toggling	T _{CLK-MISS}			60	ns
Time to drive LP-00 to prepare for HS clock transmission	T _{CLK-PREPARE}	38		95	ns
Minimum lead HS-0 drive period before starting Clock	T _{CLK-PREPARE} +T _{CLK-ZERO}	300			ns
Time to enable Clock Lane receiver line termination measured from when Do cross VIL,MAX	T _{HS-TERM-EN}			38	ns
Minimum time that the HS clock must be set prior to any associated date lane beginning the transmission from LP to HS mode	T _{CLK-PRE}	8			UI
Time to drive HS differential state after last payload clock bit of a HS transmission burst	T _{CLK-TRAIL}	60			ns



LP11 timing request between data transformation


When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP – LP, LP – HS, HS – LP, HS – HS, BTA – BTA, BTA – LP, HS – BTA, and BTA – HS. This rule is suitable for short or long packet between TX and RX data transmission.



Parameter	Symbol	Min	Тур	Max	Units
LP-11 delay to a start of the new Escape Mode Entry	T _{DEE}	100			ns




(2)Timing between LP - HS command High speed mode Previous Escape mode Vih,min DSI- Dn+ DSI- Dn-**TDEH** Time Parameter Min Units Symbol Max LP-11 delay to a start of the Entering High Speed Mode TDEH 100 ns




Parameter	Symbol	Min	Тур	Max	Units
LP-11 delay to a start of the Escape Mode Entry	T _{DHE}	100			ns



(4)Timing between HS -HS command





Parameter	Symbol	Min	Тур	Max	Units
LP-11vdelay to a start of the new BTA	T _{DBB}	100			ns





(6)Timing between LP-BTA command **BTA** Previous Escape mode DSI- Dn+ DSI- Dn-**TDEB** Time Parameter Min Units Max Symbol T_{DEB} LP-11vdelay to a start of the BTA 100 ns (7)Timing between BTA - LP command Previous BTA Escape mode VIH,MIN DSI- Dn+ VIL,MIN DSI- Dn-**TDBE** Time

Parameter	Symbol	Min	Тур	Max	Units
LP-11vdelay to a start of the Escape Mode Entry	T _{DBE}	100			ns



(8)Timing between HS - BTA command





Parameter	Symbol	Min	Тур	Max	Units
LP-11vdelay to a start of the Entering High Speed Mode	T _{DBH}	100			ns



7.3.3 RGB Interface Characteristics




Fig. 7.3,3 RGB Interface characteristics

VCI=2.5~4.8, VDDI=1.8~3.6V, VDDAM=1.8V~4.8V

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t _{DCYC}	PCLK cycle time			15	-	-	
t _{DLW}	PCLK Low time	-	PCLK	7	-	-	ns
t _{CHW}	PCLK High time			7	-	-	
t _{DDS}	RGB Data setup time		DCLK D22 D0	3	-	-	20
t _{DDH}	RGB Data hold time	-	PCLK, D23-D0	3	-	-	ns
t _{DCSS}	DE setup time		DE	3	-		20
t _{DCSH}	DE hold Time	-	DE	3	-	-	ns
t _{DSYNS}	SYNC hold time	-	PCLK, HSYNC, VSYNC	3	-	-	ns
t _{VHH}	VSYNC hold time	-	PCLK, HSYNC, VSYNC	3	-	-	ns
t _{VHS}	VS leading time	-	VSYNC, HSYNC	400	-	-	ns



7.3.4 Reset Timing Characteristics




Figure 7.3.4 Reset Operation

Table 7.3.14 Reset Timing Characteristics VCI=2.5~4.8V, VDDI=1.65~3.3V, VDDAM=1.7~4.8V

Signal	Symbol	Parameter	Min.	Max.	Unit
	t _{RW}	Reset pulse duration	10(Note)		us
RESX	\gg ((,)) ,	Reset cancel	NIN X	10(Note)	ms
	I RT	Neset Califer	11/11/	120(Note)	ms

Note:


-The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM (or similar device) to registers.

This loading is done every time when there is HW reset cancel time (tRT) within 10 ms after a rising edge of RESX.

-Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below

RESX	Pulse Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset Starts

- -During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep-Out mode. The display remains the blank state in Sleep-In mode). Then return to Default condition for Hardware Reset.
- -Spike Rejection also applies during a valid reset pulse as shown below :



- -When Reset applied during Sleep-In Mode.
- -When Reset applied during Sleep-Out Mode.
- -It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120 ms.

2012/03/30 276 Version 0.05