

# NTE1639 Integrated Circuit CMOS Clock Generator/Driver for BBDs

## **Description:**

The NTE1639 is a CMOS LSI Clock Generator ina 8–Lead DIP type package capable of generating two phase clock signals of low output impedance for use as a BBD driver. The built–in  $V_{GG}$  power supply circuit provides the proper voltages needed for driving BBDs such as the NTE1641.

#### Features:

- BBD Direct Driving Capability of up to two BBD's
- Self and Separate Oscillations.
- Two Phase Clock Output (Duty: 1/2)
- Built-in V<sub>GG</sub> Voltage Generator for Driving the NTE1641 BBD.
- Single Power Supply: −8V to −16V.

#### **Applications:**

BBD Clock Generator/Driver.

## **Absolute Maximum Ratings:** (T<sub>A</sub> = +25°C unless otherwise specified)

Drain Supply Voltage, V <sub>DD</sub>	18V to +0.3V
Input/Output Pin Voltage, V <sub>I</sub> , V <sub>O</sub>	V <sub>DD</sub> –0.3V to +0.3V
Power Dissipation, P <sub>D</sub>	200mW
Operating Ambient Temperature Range, Topr	
Storage Temperature Range, T <sub>stg</sub>	30° to +125°C

# **Recommended Operating Conditions:** $(T_A = +25^{\circ}C \text{ unless otherwise specified})$

Item	Symbol	Condition	Min	Тур	Max	Unit
Drain Supply Voltage	$V_{DD}$	GND = 0V	-8	<b>–15</b>	-16	V

**<u>Electrical Characteristics:</u>**  $(T_A = +25^{\circ}C, V_{DD} = -15V, GND = 0V unless otherwise specified)$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Input Drain Current	I <sub>DD</sub>	No load	_	3	_	mA		
Total Power Dissipation	P <sub>tot</sub>	Clock Output 40kH <sub>Z</sub>	_	45	_	mW		
OX1 Input Pin	OX1 Input Pin							
Voltage "H" Level	V <sub>IH</sub>		0	_	-1	V		
Voltage "L" Level	$V_{IL}$		V <sub>DD</sub> +1	_	$V_{DD}$	V		
Input Leakage Current	I <sub>Leak</sub>	$V_I = 0V \text{ to } -15V$	_	_	30	μΑ		
OX2 Output Pin	OX2 Output Pin							
Output Current "H" Level	I <sub>OH(1)</sub>	V <sub>O</sub> = -1V	0.6	_	_	mA		
Output Current "L" Level	I <sub>OL(1)</sub>	V <sub>O</sub> = -14V	0.5	_	_	mA		
Output Leakage Current	I <sub>LOL(1)</sub>	$V_O = V_{DD}$ $V_O = GND$	_ _	_ _	30 30	μ <b>Α</b> μ <b>Α</b>		
OX3 Output pin	OX3 Output pin							
Output Current "H" Level	I <sub>OH(2)</sub>	V <sub>O</sub> = -1V	1.5	_	_	mA		
Output Current "L" Level	I <sub>OL(2)</sub>	V <sub>O</sub> = -14V	2	_	_	mA		
Output Leakage Current	I <sub>LOL(2)</sub>	$V_O = V_{DD}$ $V_O = GND$	_ _	_ _	30 30	μA μA		
CP1, CP2 output pin	CP1, CP2 output pin							
Output Current "H" Level	I <sub>OH(3)</sub>	V <sub>O</sub> = -1V	10	_	_	mA		
Output Current "L" Level	I <sub>OL(3)</sub>	V <sub>O</sub> = -14V	10	_	_	mA		
Output Leakage Current	I <sub>LOL(3)</sub>	$V_O = V_{DD}$ $V_O = GND$	_ _	- -	30 30	μA μA		
V <sub>GG</sub> OUT output pin (Note 1)								
Output Voltage	V <sub>GG(Out)</sub>			-14		V		

Note 1. This pin generates the  $V_{GG}$  voltage for a BBD manufactured by NTE. So therefore, it might not be applicable for other devices. In any case, the  $V_{GG(OUT)}$  changes by the following formula depending on the value of  $V_{DD}$ .

$$V_{GG(OUT)} \cong \frac{14}{15} V_{DD}$$

### **Pin Descriptions:**

Pin No.	Symbol	Pin Name	Description		
1	GND	Ground	Connected to GND of the circuit.		
2	CP1	Clock Output 1	This pin outputs a clock signal that is the reverse phase of CP2 with a Duty Cycle of 1/2 the frequency of oscillation.		
3	$V_{DD}$	V <sub>DD</sub> apply	-15V is applied		
4	CP2	Clock Output 2	This pin outputs a clock signal that is a the reverse phase of CP1		
5	OX3	OSC connections to		In case of separate excita-	
6	OX2	C <sub>1</sub> , R <sub>2</sub> , and R <sub>1</sub> separately	internal clock.	tion, OX3 and OX2 are opened and OX1 is set to	
7	OX1	_	OSC input.		
8	$V_{GG\ OUT}$	V <sub>GG</sub> Voltage Output	$-14V$ is output. $(V_{DD} = -1)$	5V) $V_{GG\ OUT} = 14/15V_{DD}$ .	

## The Maximum Clock Frequency:

The upper limit value of the clock frequency is determined by the load capacitance and power consumption. The maximum power dissipation for the NTE1639 is  $P_D = 200 \text{mW}$ . If the clock frequency of the load capacitance is increased, the power consumption will be increased. Accordingly, in order to utilize this device with a dissipation less than the permissible value, it is necessary to select adequate values for the clock frequency and load capacitance. By connecting a resistance to the clock output pin, it is possible to increase the value of the maximum clock frequency without increasing dissipation. Because the dissipation on the LSI side is lessened, part of the power consumption required for driving the load capacitance is consumed by the series resistance.



