Power MOSFET

-30 V, -6.1 A, Single P-Channel, ChipFET™

Features

- Offers an Ultra Low RDS(on) Solution in the ChipFET Package
- ChipFET Package 40% Smaller Footprint than TSOP-6
- Low Profile (<1.1 mm) for Extremely Thin Environments
- Standard Logic Level Gate Drive
- Pb–Free Package is Available

Applications

- Notebook Computer Load Switch
- Battery and Load Management Applications in Portable Equipment
- Charge Control in Battery Chargers
- Buck and Boost Converters

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating		Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	-30	V	
Gate-to-Source Voltage			V _{GS}	±20	V	
Continuous Drain	Steady	T _A = 25°C	ID	-4.4	А	
Current (Note 1)	State	T _A = 85°C		www.3D2taSh	a tau m	
	t ≤ 10 s	$T_A = 25^{\circ}C$		-6.1		
Power Dissipation (Note 1)	Steady State	T _A = 25°C	PD	1.3	W	
	t ≤ 10 s			2.5		
Continuous Drain	Steady	T _A = 25°C	ID	-3.3	A	
Current (Note 2)	State	T _A = 85°C	S.	-2.3		
Power Dissipation (Note 2)		T _A = 25°C	PD	0.7	Ŵ	
Pulsed Drain Current	tp = 10 μs		IDM	-30	А	
Operating Junction and Storage Temperature		T _J , T _{STG}	–55 to 150	°C		
Source Current (Body Diode)			ls	-2.1	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C		

THERMAL RESISTANCE RATINGS

Rating	Symbol	Мах	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	95	°C/W
Junction-to-Ambient – t \leq 10 s (Note 1)	$R_{\theta JA}$	50	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	175	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 in sq pad size

(Cu area = 1.127 in sq [1 oz] including traces).


 Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.045 in sq).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} Typ	I _D Max	
-30 V	33 mΩ @ −10 V	-6.1 A	
	52 mΩ @ –4.5 V	-0.17	
	0		



ChipFET CASE 1206A STYLE 1



(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTHS4111PT1	ChipFET	3000/Tape & Reel
NTHS4111PT1G	ChipFET (Pb–free)	3000/Tape & Reel


+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Characteristic	Symbol	Test Con	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = -250 μ A		-30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				-19		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V.$	T _J = 25°C			-1.0	μΑ
		$V_{GS} = 0 V,$ $V_{DS} = -24 V$	T _J = 125°C			-100	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V ₀	_{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	e –250 μA	-1.0	-1.7	-3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -4.4 \text{ A}$			33	45	mΩ
		$V_{GS} = -4.5 V,$	I _D = -3.4 A		52	75	
Forward Transconductance	9 FS	V _{DS} = -15 V, I _D = -4.4 A			7.7	Ś	S
CHARGES, CAPACITANCES AND GATE RE	SISTANCE				~	9	
Input Capacitance	C _{ISS}				882	1500	pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = V _{DS} = -	= 1.0 MHz, -24 V	4.	143		
Reverse Transfer Capacitance	C _{RSS}	VDS – –	24 V		105		
Total Gate Charge	Q _{G(TOT)}			0,	18.2	28	nC
Gate-to-Source Charge	Q _{GS}	$V_{GS} = -10 V, V_{DD} = -15 V,$ $I_{D} = -4.4 A$			2.95		
Gate-to-Drain Charge	Q _{GD}				4.25		
SWITCHING CHARACTERISTICS, VGS = -1	0 V (Note 4)	0	Y . S	<u>,0</u> ,			•
Turn-On Delay Time	t _{d(ON)}	5	<u></u>		9.0	18	ns
Rise Time	t _r	$V_{CO} = -10 V V$	V _{GS} = -10 V, V _{DD} = -15 V,		8.0	16	
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = -10 \text{ V}, V_{DD} = -13 \text{ V},$ $I_D = -1.0 \text{ A}, \text{ R}_G = 6.0 \Omega$			45	90	
Fall Time	t _f	1,00			26	52	
SWITCHING CHARACTERISTICS, VGS = -4.	.5 V (Note 4)						
Turn-On Delay Time	t _{d(ON)}				11		ns
Rise Time	t _r	V _{GS} = -4.5 V, V	/oo = -15 V		14		
Turn-Off Delay Time	t _{d(OFF)}	$I_D = -1.0 \text{ A}, R_G = 6.0 \Omega$			32		
Fall Time	Otr				23		
DRAIN – SOURCE DIODE CHARACTERIST	cs						
Characteristic	Symbol	Test Con	dition	Min	Тур	Max	Unit
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		-0.76	-1.2	v v
		$I_{\rm S} = -1.1 \rm{A}$	T _J = 125°C		-0.60		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V dI _S /dt = 100 A/µs, I _S = -1.1 A			27	54	ns
Charge Time	ta				10		
Discharge Time	t _b				17		
Reverse Recovery Charge	Q _{RR}				12		nC


Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)










PACKAGE DIMENSIONS



ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative