# www.DatNeT4L&JS4195PZ

# **Power MOSFET**

# –30 V, –4.0 A, μCool<sup>™</sup> Single P–Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

### Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 1.6 x 1.6 x 0.55 mm for Board Space Saving
- Lowest R<sub>DS(on)</sub> in 1.6x1.6 Package
- ESD Protected
- This is a Halide Free Device
- This is a Pb–Free Device

### Applications

- High Side Load Switch
- PA Switch and Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			V <sub>DSS</sub>	-30	V
Gate-to-Source Volt	Gate-to-Source Voltage			±20	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	۱ <sub>D</sub>	-3.0	А
Current (Note 1)	State	T <sub>A</sub> = 85°C		-2.3	
	t ≤ 5 s	T <sub>A</sub> = 25°C		-4.0	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.5	W
	t ≤ 5 s	T <sub>A</sub> = 25°C		2.3	
Continuous Drain	Steady State	$T_A = 25^{\circ}C$	Ι <sub>D</sub>	-2.0	А
Current (Note 2)	State	T <sub>A</sub> = 85°C	1	-1.5	
Power Dissipation (Note 2) $T_A = 25^{\circ}C$		PD	0.6	W	
Pulsed Drain Current $tp = 10 \ \mu s$			I <sub>DM</sub>	-17	А
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
Source Current (Body Diode) (Note 2)			۱ <sub>S</sub>	-1.0	А
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C
Gate-to-Source ESD Rating (HBM) per JESD22–A114F			ESD	Class 1B	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).


 Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz. Cu.




# **ON Semiconductor®**

### http://onsemi.com

MOSFET				
V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX		
–30 V	90 mΩ @ −10 V	–3.0 A		
	155 mΩ @ –4.5 V	–2.0 A		



**PIN CONNECTIONS** 





### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

Semiconductor Components Industries, LLC, 2009 June, 2009 – Rev. 0

### www.Data CHERMAL RESISTANCE RATINGS


Parameter	Symbol	Max	Units
Junction-to-Ambient – Steady State (Note 3)	$R_{\thetaJA}$	85	°C/W
Junction-to-Ambient – t $\leq$ 5 s (Note 3)	$R_{\thetaJA}$	55	
Junction-to-Ambient – Steady State min Pad (Note 4)	R <sub>θJA</sub>	200	

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA		-30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D = -250 \ \mu\text{A}$ , ref to $25^{\circ}\text{C}$			28		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$ $T_{J} = 25^{\circ}C$				-1.0	μA
		$V_{\rm DS} = -30$ V	$T_J = 85^{\circ}C$			-10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				10	μA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS},$	I <sub>D</sub> = -250 μA	-1.0		-3.0	V
Negative Threshold Temp. Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				3.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V	∕, I <sub>D</sub> = −3.0 A		75	90	mΩ
		V <sub>GS</sub> = -4.5	V, I <sub>D</sub> = -2.0 A		120	155	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = -5.0 V	V, I <sub>D</sub> = -0.2 A		1.3		S
CHARGES, CAPACITANCES & GATE	RESISTANCE	•					
Input Capacitance	C <sub>ISS</sub>				250		pF
Output Capacitance	C <sub>OSS</sub>	$V_{GS}$ = 0 V, f = 1 MHz, $V_{DS}$ = -15 V			60		
Reverse Transfer Capacitance	C <sub>RSS</sub>				40		
Total Gate Charge	Q <sub>G(TOT)</sub>				3.2	5.0	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -15 V; ID = -3.0 A			0.2		
Gate-to-Source Charge	Q <sub>GS</sub>				1.0		1
Gate-to-Drain Charge	Q <sub>GD</sub>				1.5		1
SWITCHING CHARACTERISTICS, VG	S = 4.5 V (Note 6)						
Turn-On Delay Time	t <sub>d(ON)</sub>				30		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = -4.5 V.	Vnn = -15 V.		95		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = -4.5 V, $V_{DD}$ = -15 V, I <sub>D</sub> = -3.0 A, R <sub>G</sub> = 1 $\Omega$			50		
Fall Time	t <sub>f</sub>				70		
DRAIN-SOURCE DIODE CHARACTER	RISTICS	•		•		•	
Forward Diode Voltage VSD Vog	$V_{GS} = 0 V_{c}$	$T_J = 25^{\circ}C$		0.8	1.2	V	
		$V_{GS} = 0 V, I_{S} = -1.0 A T_{J} = 85^{\circ}C$		0.7			
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dISD/dt = 100 A/μs, I <sub>S</sub> = -1.0 A		1	11		ns
Charge Time	t <sub>a</sub>				7.5		
Discharge Time	t <sub>b</sub>				3.5		
Reverse Recovery Charge	Q <sub>RR</sub>				5.0		nC

3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces). 4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 1 oz. Cu. 5. Pulse Test: pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%.

6. Switching characteristics are independent of operating junction temperatures.




## **TYPICAL CHARACTERISTICS**




### www.DataSheet4U.com

### **TYPICAL CHARACTERISTICS**



-V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 13. Maximum Rated Forward Biased



### **DEVICE ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTLUS4195PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS4195PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### www.DataSheet4U.com

### PACKAGE DIMENSIONS

UDFN6 1.6x1.6, 0.5P CASE 517AU-01 **ISSUE O** 




## NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL З.
- AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.20	0.30	
D	1.60 BSC		
Е	1.60 BSC		
е	0.50 BSC		
D1	0.62	0.72	
D2	0.15	0.25	
E2	0.57	0.67	
F	0.55 BSC		
G	0.25 BSC		
L	0.20	0.30	
L1		0.15	

¥ Α3

#### SOLDERMASK DEFINED **MOUNTING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice ON Semiconductor and to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All or operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative