Dual N-Channel Power MOSFET with Integrated Schottky

30 V, High Side 18 A / Low Side 23 A, Dual N-Channel SO8FL

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Low Side MOSFET with Integrated Schottky
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- DC-DC Converters
- System Voltage Rails
- Point of Load




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	6.5 mΩ @ 10 V	40 A
30 V	10 mΩ @ 4.5 V	18 A
Q2 Bottom	4.1 mΩ @ 10 V	22.4
FET 30 V	6.2 mΩ @ 4.5 V	23 A



PIN CONNECTIONS



MARKING DIAGRAM



DFN8 CASE 506BX



4902NF = Specific Device Code A = Assembly Location

Y = Year

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage	Q1	V _{DSS}	30	V		
Drain-to-Source Voltage	Q2					
Gate-to-Source Voltage	Q1	V_{GS}	±20	V		
Gate-to-Source Voltage			Q2			
Continuous Drain Current R _{0JA} (Note 1)	Q1	I _D	13.5			
		T _A = 85°C	1		9.7	1
		T _A = 25°C	Q2		17.5	A
		T _A = 85°C			12.6	1
Power Dissipation		T _A = 25°C	Q1	P _D	1.90	W
RθJA (Note 1)			Q2		1.99	1
Continuous Drain Current $R_{\theta JA} \le 10 \text{ s}$ (Note 1)		T _A = 25°C	Q1	I _D	18.2	
		T _A = 85°C			13.1	A
	Steady	T _A = 25°C	Q2		23	
	State	T _A = 85°C			16.6	
Power Dissipation		T _A = 25°C	Q1	P_{D}	3.45	W
$R_{\theta JA} \le 10 \text{ s (Note 1)}$			Q2		3.45	
Continuous Drain Current		$T_A = 25^{\circ}C$	Q1	I _D	10.3	
R _{θJA} (Note 2)		$T_A = 85^{\circ}C$			7.4	A
		T _A = 25°C	Q2		13.3	
		$T_A = 85^{\circ}C$			9.6	
Power Dissipation		T _A = 25 °C	Q1	P_{D}	1.10	W
R _{θJA} (Note 2)			Q2		1.16	
Pulsed Drain Current		TA = 25°C tp = 10 μs	Q1	I _{DM}	60	Α
		τρ = 10 μs	Q2		80	
Operating Junction and Storage Temperature	Operating Junction and Storage Temperature					°C
	Q2					
Source Current (Body Diode)	Q1	I _S	3.4	Α		
	Q2		4.9			
Drain to Source dV/dt		dV/dt	6.0	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (T	Q1	EAS	28.8	mJ		
ν _{DD} – 30 ν, ν _{GS} – 10 ν, ι _L = ΛΛ Α _{pk} , L = 0.1 ΠΠ, Κ _C	$V_{DD} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_L = XX A_{pk}, L = 0.1 \text{ mH}, R_G = 25 \Omega)$ 27 A					
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)				TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface—mounted on FR4 board using 1 sq—in pad, 2 oz Cu.

2. Surface—mounted on FR4 board using the minimum recommended pad size of 100 mm².

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	FET	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	Q1	$R_{\theta JA}$	65.9	
	Q2]	62.8	1
Junction-to-Ambient - Steady State (Note 4)	Q1	$R_{\theta JA}$	113.2	°C/W
	Q2]	108	C/VV
Junction-to-Ambient - (t ≤ 10 s) (Note 3)	Q1	$R_{\theta JA}$	36.2	
	Q2		36.2	

- Surface–mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
 Surface–mounted on FR4 board using the minimum recommended pad size of 100 mm².

Parameter	FET	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Break-	Q1	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
down Voltage	Q2		$V_{GS} = 0 V$,	I _D = 1.0 mA	30			
Drain-to-Source Break-	Q1	V _{(BR)DSS}				18		mV /
down Voltage Temperature Coefficient	Q2	T _J				15		- °C
Zero Gate Voltage Drain	Q1	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	T _J = 25°C			1	μΑ
Current			V _{DS} = 24 V	T _J = 125°C			10	
	Q2		$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$	T _J = 25°C			500	
Gate-to-Source Leakage	Q1	I _{GSS}	$V_{GS} = 0 V,$	VDS = ±20 V			±100	nA
Current	Q2						±100	1
ON CHARACTERISTICS (Not	e 5)							
Gate Threshold Voltage	Q1	V _{GS(TH)}	V _{GS} = VDS, I _D = 250 μA		1.2		2.2	V
	Q2				1.2		2.2	
Negative Threshold Temperature Coefficient	Q1	V _{GS(TH)} /				4.5		mV / °C
ature Coefficient	Q2	ТЈ				4.0] "
Drain-to-Source On Resistance	Q1	R _{DS(on)}	$V_{GS} = 10 \text{ V}$	I _D = 10 A		5.2	6.5	
ance			$V_{GS} = 4.5 \text{ V}$	I _D = 10 A		8.0	10	$_{m\Omega}$
	Q2		$V_{GS} = 10 \text{ V}$	I _D = 15 A		3.3	4.1	11152
			$V_{GS} = 4.5 \text{ V}$	I _D = 15 A		5.0	6.2	
Forward Transconductance	Q1	9FS	$V_{DS} = 1.5$	V, I _D = 10 A		28		S
	Q2					35		
CHARGES, CAPACITANCES	& GATE	RESISTANCI	Ξ					
Innut Canacitance	nput Capacitance Q1 Q2 C _{ISS}					1150		
input Capacitance						1590		
Output Capacitance	Q1	C _{OSS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V			360		pF
Output Capacitance (OSS	v _{GS} = 0 v, 1 = 1 lvll 12, v _{DS} = 13 v			813] "
Reverse Capacitance	Q1	C _{RSS}				105		
11010130 Oapaoltanoe	Q2	∨RSS				83		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Co	ndition	Min	Тур	Max	Unit	
CHARGES, CAPACITANCES	& GATE	RESISTANC	E		•				
T : 10 : 0:	Q1					9.7			
Total Gate Charge	Q2	Q _{G(TOT)}				11.5			
T	Q1					1.1			
Threshold Gate Charge	Q2	Q _{G(TH)}		.=		1.4			
00	Q1		$V_{GS} = 4.5 \text{ V}, V_{DS}$	= 15 V; I _D = 10 A		3.3		nC	
Gate-to-Source Charge	Q2	Q_{GS}				4.2			
	Q1	_				3.7			
Gate-to-Drain Charge	Q2	Q_{GD}				3.4			
	Q1	_				19.1			
Total Gate Charge	Q2	$Q_{G(TOT)}$	$V_{GS} = 10 \text{ V}, V_{DS}$	= 15 V; I _D = 10 A		24.9		nC	
SWITCHING CHARACTERIS	STICS (No	te 6)			•				
	Q1					9.0			
Turn-On Delay Time	-On Delay Time Q2	t _{d(ON)}				10.5		1	
Rise Time	Q1	t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 10 A, R_{G} = 3.0 Ω			15		ns	
	Q2					15.2			
	Q1					14			
Turn-Off Delay Time	Q2	t _{d(OFF)}		İ		17.7			
	Q1					4.0			
Fall Time	Q2	t _f				4.7		1	
SWITCHING CHARACTERIS	STICS (No	te 6)			•				
	Q1					6.0			
Turn-On Delay Time	Q2	t _{d(ON)}				7.0			
	Q1					14			
Rise Time	Q2	t _r	V _{CS} = 10 V.	Vne = 15 V.		14		\neg	
	Q1		$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 10 \text{ A}, R_{G} = 3.0 \Omega$			17		ns	
Turn-Off Delay Time	Q2	t _{d(OFF)}				22			
	Q1					3.0			
Fall Time	Q2	t _f				3.3		1	
DRAIN-SOURCE DIODE CH	IARACTE	RISTICS							
	$V_{CC} = 0 \text{ V}$		V _{GS} = 0 V,	T _J = 25°C		0.75	1.0		
	Q1		$I_S = 3 A$	T _J = 125°C	1	0.62			
Forward Voltage		V_{SD}	V _{GS} = 0 V,	T _J = 25°C	1	0.37	0.70	V	
	Q2		$I_S = 2 A$	T _J = 125°C	1	0.31	 	ł	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$. 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CH	ARACTE	RISTICS					
D	Q1				23		
Reverse Recovery Time	Q2	t _{RR}			24.5		
Observe Time	Q1				12		ns nC
Charge Time	Q2	ta	V 0 V 1 /1 400 A/ - 1 0 A		13		
D'a di anna T'ana	Q1	d.	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 3 \text{ A}$		11		
Discharge Time	Q2	tb			11.5		
Daviera Daviera Chares	Q1	0			12		
Reverse Recovery Charge	Q2	Q_{RR}			24		
PACKAGE PARASITIC VALU	JES						
Source Inductance	Q1	,			0.38		-11
Source inductance	Q2	L _S			0.65		nH
Due in Industrue	Q1				0.054		-11
Drain Inductance	Q2	L _D	T 0500		0.007		nH
Cata la divetaria	Q1		T _A = 25°C		1.5		-11
Gate Inductance	Q2	L _G			1.5		nH
Onto Booletone	Q1	-			0.8		
Gate Resistance	Q2	R_{G}			0.8		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFD4902NFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{6.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS - Q1




Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS - Q1




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current

TYPICAL CHARACTERISTICS - Q2



vs. Voltage

Temperature

TYPICAL CHARACTERISTICS - Q2




Figure 17. Capacitance Variation




Figure 18. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 19. Resistive Switching Time Variation vs. Gate Resistance





Figure 20. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual-Asymmetrical)

CASE 506BX ISSUE D



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unare registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/sike/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regardin

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative