www.onsemi.com



NTMFS08N003C

N-Channel Shielded Gate PowerTrench® MOSFET 80 V, 147 A, 3.1 m Ω

Features

- Shielded Gate MOSFET Technology
- Max $r_{DS(on)}$ = 3.1 m Ω at V_{GS} = 10 V, I_D = 56 A
- Max $r_{DS(on)}$ = 8.1 m Ω at V_{GS} = 6 V, I_D = 28 A
- 50% lower Qrr than other MOSFET suppliers
- Lowers switching noise/EMI
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant





General Description

This N-Channel MV MOSFET is produced using ON Semiconductor's advanced PowerTrench® process that incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode

Applications

- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar





Power 56

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parame	ter		Ratings	Units
V_{DS}	Drain to Source Voltage			80	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	147	
	-Continuous	T _C = 100 °C	(Note 5)	92	Λ.
ID	-Continuous	T _A = 25 °C	(Note 1a)	22	A
	-Pulsed		(Note 4)	658	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	486	mJ
P _D	Power Dissipation	T _C = 25 °C		125	w
	Power Dissipation	T _A = 25 °C	(Note 1a)	2.7	VV
T _J , T _{STG}	Operating and Storage Junction Temperat	ure Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	45	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
NTMFS08N003C	NTMFS08N003C	Power 56	13 "	12 mm	3000 units

Electrical Characteristics T_J = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C		60		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V			100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 310 \mu A$	2.0	2.9	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 310 μA, referenced to 25 °C		-8.2		mV/°C
		V _{GS} = 10 V, I _D = 56 A		2.6	3.1	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 6 V, I _D = 28 A		3.8	8.1	mΩ
, ,		V _{GS} = 10 V, I _D = 56 A, T _J = 125 °C		4.3	5.2	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 56 A		123		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz		3820	5350	pF
C _{oss}	Output Capacitance			1335	1870	pF
C _{rss}	Reverse Transfer Capacitance			44	80	pF
R_q	Gate Resistance		0.1	0.6	1.3	Ω


Switching Characteristics

t _{d(on)}	Turn-On Delay Time			20	36	ns
t _r	Rise Time	V _{DD} = 40 V, I _D = 56	Α,	8	16	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 10 V, R _{GEN} =	= 6 Ω	40	64	ns
t _f	Fall Time			12	23	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V		52	73	nC
Qg	Total Gate Charge	$V_{GS} = 0 V to 6 V$	V _{DD} = 40 V,	33	46	nC
Q _{gs}	Gate to Source Charge		I _D = 56 A	17		nC
Q _{gd}	Gate to Drain "Miller" Charge			10		nC
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0	0 V	77		nC
Q _{sync}	Total Gate Charge Sync	$V_{DS} = 0 \text{ V}, I_{D} = 56 \text{ A}$	A	44		nC


Drain-Source Diode Characteristics

V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.2 \text{ A}$ (Note 2)		0.7	1.2	W
	Source to Drain Diode Forward voltage	$V_{GS} = 0 \text{ V}, I_S = 56 \text{ A}$ (Note 2)		0.8	1.3	V
t _{rr}	Reverse Recovery Time	L = 20 A di/dt = 200 A/vo		28	45	ns
Q _{rr}	Reverse Recovery Charge	I _F = 28 A, di/dt = 300 A/μs		53	84	nC
t _{rr}	Reverse Recovery Time	1 - 20 4 4:/44 - 4000 4 / 5		23	36	ns
Q_{rr}	Reverse Recovery Charge	-I _F = 28 A, di/dt = 1000 A/μs		121	194	nC

^{1.} $R_{0,1A}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{0,0A}$ is determined by the user's board design.



a. 45 °C/W when mounted on a 1 in² pad of 2 oz copper.



b. 115 °C/W when mounted on a minimum pad of 2 oz copper.

^{2.} Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

3. E_{AS} of 486 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 18 A, V_{DD} = 80 V, V_{GS} =10 V. 100% test at L = 0.1 mH, I_{AS} = 57 A.

4. Pulsed ld please refer to Fig 11 SOA graph for more details.

5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics T_J = 25 °C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation






Figure 13. Junction-to-Case Transient Thermal Response Curve

Dimensional Outline and Pad Layout

0.65±0.10


5

4.23±0.10-

5.00±0.10

BOTTOM VIEW

3X



ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.

D) DIMENSIONING AND TOLERANCING PER

OR VIAS WITHIN THE KEEP OUT AREA.

F) DRAWING FILE NAME: PQFN08TREV1.

E) IT IS RECOMMENDED TO HAVE NO TRACES

ASME Y14.5M-2009.

ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards repartless of any support or applications.

tandards, regardless of any support or applications information provided by

ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.