

NTMFS4H02N

Power MOSFET

25 V, 193 A, Single N-Channel, SO-8FL

Features

- Optimized Design to Minimize Conduction and Switching Losses
- Optimized Package to Minimize Parasitic Inductances
- Optimized material for improved thermal performance
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- High Performance DC-DC Converters
- System Voltage Rails
- Netcom, Telecom
- Servers & Point of Load

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise stated)

Parameter	Symbol	Value	Units
Drain-to-Source Voltage	V_{DS}	25	V
Gate-to-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current $R_{\theta JA}$ ($T_A = 25^\circ\text{C}$, Note 1)	I_D	37	A
Power Dissipation $R_{\theta JA}$ ($T_A = 25^\circ\text{C}$, Note 1)	P_D	3.13	W
Continuous Drain Current $R_{\theta JC}$ ($T_C = 25^\circ\text{C}$, Note 1)	I_D	193	A
Power Dissipation $R_{\theta JC}$ ($T_C = 25^\circ\text{C}$, Note 1)	P_D	83	W
Pulsed Drain Current ($t_p = 10 \mu\text{s}$)	I_{DM}	412	A
Single Pulse Drain-to-Source Avalanche Energy (Note 1) ($I_L = 47 \text{ A}_{pk}$, $L = 0.3 \text{ mH}$)	E_{AS}	331	mJ
Drain to Source dV/dt	dV/dt	7	V/ns
Maximum Junction Temperature	$T_{J(max)}$	150	$^\circ\text{C}$
Storage Temperature Range	T_{STG}	-55 to 150	$^\circ\text{C}$
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 2)	T_{SLD}	260	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Values based on copper area of 645 mm^2 (or 1 in^2) of 2 oz copper thickness and FR4 PCB substrate.
2. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
3. This is the absolute maximum rating. Parts are 100% UIS tested at $T_J = 25^\circ\text{C}$, $V_{GS} = 10 \text{ V}$, $I_L = 31 \text{ A}$, $E_{AS} = 144 \text{ mJ}$.

THERMAL CHARACTERISTICS

Parameter	Symbol	Max	Units
Thermal Resistance, Junction-to-Ambient (Note 1 and 4) Junction-to-Case (Note 1 and 4)	$R_{\theta JA}$ $R_{\theta JC}$	40.0 1.5	$^\circ\text{C/W}$

4. Thermal Resistance $R_{\theta JA}$ and $R_{\theta JC}$ as defined in JESD51-3.




ON Semiconductor®

<http://onsemi.com>


V_{GS}	MAX $R_{DS(on)}$	TYP Q_{GTOT}
4.5 V	2.2 m Ω	18 nC
10 V	1.4 m Ω	38.5 nC

PIN CONNECTIONS

SO8-FL (5 x 6 mm)



N-CHANNEL MOSFET



ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

NTMFS4H02N

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$			18.5		mV/ $^\circ\text{C}$
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{ V}, V_{DS} = 20\text{ V}$	$T_J = 25^\circ\text{C}$		1	μA
			$T_J = 125^\circ\text{C}$		20	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = 20\text{ V}$			100	nA

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$	1.2		2.1	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			3.7		mV/ $^\circ\text{C}$
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 30\text{ A}$		1.1	1.4	m Ω
		$V_{GS} = 4.5\text{ V}, I_D = 30\text{ A}$		1.7	2.2	
Forward Transconductance	g_{FS}	$V_{DS} = 12\text{ V}, I_D = 15\text{ A}$		84		S

CHARGES, CAPACITANCES & GATE RESISTANCE

Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1\text{ MHz}, V_{DS} = 12\text{ V}$		2651		pF
Output Capacitance	C_{OSS}			1814		
Reverse Transfer Capacitance	C_{RSS}			103		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 4.5\text{ V}, V_{DS} = 12\text{ V}; I_D = 30\text{ A}$		18		nC
Threshold Gate Charge	$Q_{G(TH)}$			2.7		
Gate-to-Source Charge	Q_{GS}			7.2		
Gate-to-Drain Charge	Q_{GD}			4.2		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 10\text{ V}, V_{DS} = 12\text{ V}; I_D = 30\text{ A}$		38.5		nC
Gate Resistance	R_G	$T_A = 25^\circ\text{C}$		1.0	2	Ω

SWITCHING CHARACTERISTICS, $V_{GS} = 4.5\text{ V}$ (Note 5)

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = 4.5\text{ V}, V_{DD} = 12\text{ V}, I_D = 15\text{ A}, R_G = 3.0\text{ }\Omega$		13.1		ns
Rise Time	t_r			20		
Turn-Off Delay Time	$t_{d(OFF)}$			22.2		
Fall Time	t_f			9.1		

SWITCHING CHARACTERISTICS, $V_{GS} = 10\text{ V}$ (Note 5)

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = 10\text{ V}, V_{DD} = 12\text{ V}, I_D = 15\text{ A}, R_G = 3.0\text{ }\Omega$		9.5		ns
Rise Time	t_r			18.5		
Turn-Off Delay Time	$t_{d(OFF)}$			30.3		
Fall Time	t_f			5		

DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 10\text{ A}$	$T_J = 25^\circ\text{C}$		0.75	1.1	V
			$T_J = 125^\circ\text{C}$		0.56		
Reverse Recovery Time	t_{RR}	$V_{GS} = 0\text{ V}, dI_S/dt = 100\text{ A}/\mu\text{s}, I_S = 30\text{ A}$			46.3		ns
Charge Time	t_a				23.9		
Discharge Time	t_b				22.4		
Reverse Recovery Charge	Q_{RR}				51		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.

6. Switching characteristics are independent of operating junction temperatures.

NTMFS4H02N

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
PACKAGE PARASITIC VALUES						
Source Inductance	L_S	$T_A = 25^\circ\text{C}$		0.57		nH
Drain Inductance	L_D			0.13		nH
Gate Inductance	L_G			1.37		nH

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V_{GS}




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

NTMFS4H02N

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics




Figure 14. GFS vs. I_D




Figure 15. Avalanche Characteristics

NTMFS4H02N


ORDERING INFORMATION

Device	Package	Shipping†
NTMFS4H02NT1G	SO8-FL (Pb-Free)	1500 / Tape & Reel
NTMFS4H02NT3G	SO8-FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



MARKING DIAGRAM




A = Assembly Location
Y = Year
W = Work Week
ZZ = Lot Traceability

NTMFS4H02N

PACKAGE DIMENSIONS

DFN5 5x6, 1.27P
(SO-8FL)
CASE 488AA
ISSUE H



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

STYLE 1:

- PIN 1. SOURCE
- SOURCE
- SOURCE
- GATE
- DRAIN

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marketing.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative

NTMFS4H02N/D