Power MOSFET

30 V, 133 A, Single N-Channel, TO-220

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices*

Applications

- AC-DC Converters
- DC-DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Volta	Gate-to-Source Voltage			±20	V
Continuous Drain		T _A = 25°C		21	Α
Current R _{θJA} (Note 1)		T _A = 85°C	I _D	13	
Power Dissipation R _{θJA} (Note 1)	Steady	T _A = 25°C	P _D	3.0	W
Continuous Drain	State	T _C = 25°C		133	Α
Current R _{θJC}		T _C = 85°C	I _D	85	
Power Dissipation RθJC		T _C = 25°C	P _D	120	W
Pulsed Drain Current	T _A = 25°C, t _p = 10 μs		I _{DM}	350	Α
Current Limited by Package	T _A = 25°C		I _{DmaxPkg}	45	Α
Operating Junction ar Temperature	Operating Junction and Storage Temperature		T_J , T_{STG}	-55 to +175	°C
Source Current (Body	Source Current (Body Diode)			78	Α
Drain to Source DV/DT			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy T_J = 25°C, V_{DD} = 24 V, V_{GS} = 10 V, $I_{L(pk)}$ = 56 A, L = 0.3 mH, R_G = 25 Ω		EAS	474	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
20.1/	4.0 mΩ @ 10 V	133 A
30 V	5.5 mΩ @ 4.5 V	133 A

N-Channel



MARKING DIAGRAM & PIN ASSIGNMENT



= Assembly Location

= Year ww = Work Week = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	1.25	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{ hetaJA}$	50	C/VV

^{1.} Surface mounted on FR4 board using 1 in sq pad size, 1 oz Cu.

ELECTRICAL CHARACTERISTICS (T_{.1} = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	-		<u> </u>	-	-	<u>-</u>
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				21		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	T _J = 25°C			1.0	
Gate-to-Source Leakage Current			T _J = 150°C			100	μΑ
	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} =$	±20 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	250 μΑ	1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} / T _J				6.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		3.3	4.0	
		V _{GS} = 4.5 V	I _D = 30 A		4.4	5.5	mΩ
			I _D = 15 A		4.4	5.5	
Forward Transconductance	9FS	V _{DS} = 15 V, I _D = 15 A			22		TBD
CHARGES, CAPACITANCES AND GATE	RESISTANCE			-			
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 12 V			4160		pF
Output Capacitance	C _{OSS}				938		
Reverse Transfer Capacitance	C _{RSS}				455		1
Total Gate Charge	Q _{G(TOT)}				28	40	
Threshold Gate Charge	Q _{G(TH)}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			3.4		
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 30 \text{ A}$			11.3		nC
Gate-to-Drain Charge	Q_{GD}				11.1		1
Gate Resistance	R_{G}				0.49		Ω
SWITCHING CHARACTERISTICS (Note	3)			-			
Turn-On Delay Time	t _{d(ON)}				18		
Rise Time	t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			20		ns
Turn-Off Delay Time	t _{d(OFF)}				24		
Fall Time	t _f				8.0		1
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 10 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			13		
Rise Time	t _r				19.6		
Turn-Off Delay Time	t _{d(OFF)}				35.7		ns
Fall Time	tf				7.7		1

^{2.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%. 3. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

	,	э эшэг шээ эрээшэг,						
Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
DRAIN-SOURCE DIODE CHARACTERISTICS								
Forward Diode Voltage	V_{SD}	V 0V/1 10 A	T _J = 25 °C		0.77	1.2	.,,	
		$V_{GS} = 0 \text{ V, } I_S = 10 \text{ A}$	T _J = 150°C		0.57		V	
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A/}\mu\text{s, } I_S = 30 \text{ A}$			34.4			
Charge Time	Ta				18.9		ns	
Discharge Time	T _b				15.5			
Reverse Recovery Charge	Q _{RR}				29.5		nC	

ORDERING INFORMATION

Order Number	Package	Shipping
NTP4804NG	TO-220 (Pb-Free)	50 Units / Rail

^{2.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%. 3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS





Figure 5. On-Resistance Variation with **Temperature**

T_J, JUNCTION TEMPERATURE (°C)

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

TYPICAL CHARACTERISTICS



100

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation

1000 V_{DD} = 15 V [I_D = 15 A _ V_{GS} = 10 V 100 t, TIME (ns) 10

Figure 9. Resistive Switching Time Variation vs. Gate Resistance

10

 R_G , GATE RESISTANCE (Ω)

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge






Figure 10. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS

TO-220, SINGLE GAUGE

CASE 221AB-01 **ISSUE O**





NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.020	0.055	0.508	1.39	
T	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	

STYLE 5:

GATE PIN 1.

- DRAIN 2.
- 3. SOURCE DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative