

# NUC920ABN 32-bit ARM926EJ-S Based Microcontroller Product Data Sheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton. Nuvoton is providing this document only for reference purposes of NUC920ABN-based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice..

For additional information or questions, please contact: Nuvoton Technology Corporation.

Publication Release Date: Jun. 18, 2010



#### **Table of Contents**

1	GENERAL DESCRIPTION	6
2	FEATURES	7
3		
4	(G. = 9-1)	
5		
	5.1 PIN DESCRIPTION FOR INTERFACE	
6	FUNCTIONAL DESCRIPTION	27
	6.1 ARM926EJ-S CPU CORE. 6.2 SYSTEM MANAGER 6.2.1 Overview. 6.2.2 System Memory Map. 6.2.3 Address Bus Generation 6.2.4 AHB Bus Arbitration 6.2.4.1 Fixed Priority Mode. 6.2.4.2 Rotate Priority Mode 6.2.5 Power-On Setting. 6.2.6 System Booting.	27 28 28 32 33 33 35
	6.2.7 System Global Control Registers Map	
	6.3.1 Power management	47 49
	6.4.1 Overview 6.4.2 Functional Description 6.4.2.1 SDRAM Controller 6.4.2.2 SDRAM Components Supported 6.4.2.3 AHB Bus Address Mapping to SDRAM Bus 6.4.2.4 SDRAM Power-Up Sequence	67 67 68 69
	6.4.3 EBI Register Mapping 6.4.4 EBI Register Details 6.5 PCI Bus Interface 6.5.1 Address Mapping Space	73 89 89
	6.5.2 Supported PCI Command 6.5.3 PCI Control Registers Map 6.6 ETHERNET MAC CONTROLLER 6.6.1 EMC Descriptors 6.6.1.1 Rx Buffer Descriptor	90 .103 .103 .103
	6.6.1.2 Tx Buffer Descriptor	. 107

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU

6.6.2 EMC Register Mapping	112
6.6.3 EMC Register Details	
6.6.4 Operation Notes	158
6.7 GDMA CONTROLLER	159
6.7.1 Overview & Features	
6.7.2 GDMA Non-Descriptor Functional Description	159
6.7.3 GDMA Descriptor Functional Description	160
6.7.3.1 Descriptor Fetch Function	
6.7.3.2 Ordering function in Descriptor fetch mode	
6.7.3.3 Channel Reset	
6.7.4 GDMA Register Map	
6.8 USB HOST CONTROLLER (USBH)	
6.8.1 Register Mapping	
6.8.2 Register Details	
6.9 USB 2.0 Device Controller	
6.9.1 USB Device Register Group Summary	
6.9.2 USB Device Control Registers Map	
6.9.3 USB Device Control Registers	
6.10 DMA CONTROLLER (DMAC)	
6.10.1 DMA Controller Registers Map	
6.10.2 DMAC Registers	
6.11 FLASH MEMORY INTERFACE CONTROLLER (FMI)	
6.11.1 FMI Controller Registers Map	
6.11.2 Register Details	
6.12 AUDIO CONTROLLER	
6.12.1 IIS Interface	
6.12.2 AC97 Interface	
6.12.3 Audio Controller Register Map	
6.13 ATAPI Interface Controller	
6.13.1 ATAPI Interface Controller Registers Map	
6.13.2 ATA Control Registers	
6.14 UART Controller	
6.14.1 UART Feature Description	
6.14.1.1 UARTO	
6.14.1.2 UART1	
6.14.1.3 UART2	364
6.14.2 UART Control Registers Map	365
6.15 TIMER CONTROLLER	
6.15.1 General Timer Controller	
6.15.2 Watchdog Timer	
6.15.3 Timer Control Registers Map	
6.16 ADVANCED INTERRUPT CONTROLLER	
6.16.1 Interrupt Sources	
6.16.2 AIC Registers Map	
AIC Registers Map	
6.17 GENERAL-PURPOSE INPUT/OUTPUT (GPIO)	
6.17.1 Overview	
6.17.2 GPIO Multiplexed Functions Table	412

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU

6.17.3 GPIO Control Registers Map	415
6.18 REAL TIME CLOCK (RTC)	431
6.18.1 RTC Register Mapping	431
6.19 I <sup>2</sup> C Synchronous Serial Interface Controller	
6.19.1 I <sup>2</sup> C Protocol	
6.19.2 I2C Serial Interface Control Registers Map	449
6.19.2 I2C Serial Interface Control Registers Map	457
6.20.1 USI Timing Diagram	
6.20.2 USI Control Registers Map	
6.21 PULSE WIDTH MODULATION (PWM)	
6.21.1 Basic Timer Operation	
6.21.2 PWM Double Buffering and Reload Automatically	
6.21.3 Modulate Duty Ratio	160
6.21.4 Dead Zone Generator	160
6.21.5 PWM Timer Start procedure	
6.21.6 PWM Timer Start procedure	
6.21.7 PWM Register Map	
6.22 KEYPAD INTERFACE (KPI)	
VI	
6.22.1 Keypad Interface Register Map	
6.23 PS2 HOST INTERFACE CONTROLLER	
6.23.1 PS2 Host Controller Interface Register Map	
6.24 ANALOG TO DIGITAL CONVERTER (ADC)	
6.24.1 Interface to Touch Screen	
6.24.2 Waiting for Trigger Mode	
6.24.3 Interface Modes for Touch Screen	
6.24.4 Voltage detector	
6.24.5 ADC Register Map	
,	
ELECTRICAL SPECIFICATIONS	
7.1 ABSOLUTE MAXIMUM RATINGS	511
7.2 DC Specifications	
7.2.1 Digital DC Characteristics	512
7.2.2 USB Low-/Full-Speed DC Electrical Specifications	513
7.2.3 USB High-Speed DC Electrical Specifications	513
7.3 AC SPECIFICATIONS	514
7.3.1 RESET AC Characteristics	514
7.3.2 Clock Input Characteristics	514
7.3.3 EBI/SDRAM Interface AC Characteristics	515
7.3.4 EBI/ (ROM/SRAM/External I/O) AC Characteristics	51 <i>&amp;</i>
7.3.5 SD 1 Host Interface AC Characteristics	
7.3.6 Memory Stick 1 Interface AC Characteristics	518
7.3.7 ATAPI Interface AC Characteristic	
7.3.8 Audio AC-Link Interface AC Characteristics	
7.3.9 Audio I2S Interface AC Characteristics	
7.3.10 USI (SPI/MW) Interface AC Characteristics	
7.3.11 USB Transceiver AC Characteristics	
7.3.12 EMC RMII AC Characteristics	

# **NUC920ABN**

# nuvoTon

32-	BIT	' ARM	926F	J-S B	<b>ASED</b>	MCU
J Z =			/206	JJD		$\mathbf{IVIC}$

	7.3.13 PCI Interface AC Characteristics	526
8	PACKAGE SPECIFICATIONS	527
9	REVISION HISTORY	528





# 1 General Description

This chip is built around an outstanding CPU core: the 16/32 ARM926EJ-S RISC processor designed by Advanced RISC Machines, Ltd. The ARM926EJ-S core, offers 8K-byte I-cache and 8K-byte D-cache with MMU. One 10/100 Mb MAC of Ethernet controller is built-in to reduce total system cost. This chip supports PCI Interface to extend the PCI peripheral device. An ADC touch screen controller with various integrated on chip functions, this micro-controller is suitable for a high end, high performance and low cost related products as well as general purpose applications.

The following integrated on-chip functions are described in detail in this document.

	42 - 411
	Main Function
CPU	ARM926EJ-S
Platform	Programmable PLL System Clock Synthesizer
	AMBA Peripherals
	Timer, Watchdog Timer
	Advanced Interrupt Controller
	General DMA Controller
	External Bus Interface Controller
Networking	Ethernet MAC Controller
Analog	• 10-bit ADC (Touch Screen)
Audio Interface	2-Channel I2S Controller
	2-Channel AC97 Controller
USB Interface	<ul> <li>USB 1.1/2.0 High/Full/Low Speed Host</li> </ul>
	Controller
	USB 2.0 High/Full Speed Device Controller
Storage Interface	SD/SDIO Host Controller
	ATAPI Controller
	• GPIO
	2-Channel PWM
	UART/HS-UART
	USI (SPI/uWire)
	12C (Master) Controller
	Keypad Scan Controller
	RTC (Real Time Clock)
	PS2 Controller
(1), (1)	PCI Host Controller

6

Publication Release Date: Jun. 18, 2010



# 2 Features

#### **Architecture**

- Efficient and powerful ARM926EJ-S core with fully 16/32-bit RISC architecture
- Little Endian mode supported
- 8K-byte I-cache and 8K-byte D-cache with MMU
- Cost-effective JTAG-based debug solution

#### Power management

- Programmable clock enable for individual peripherals
- IDLE mode to halt ARM Core and keep peripheral working
- Power-Down mode to stop all clocks included external crystal oscillator.
- Exit IDLE/Power-Down by interrupts
- Wakeup by interrupt, USB device, and RTC

#### Two PLLs

- The external clock can be multiplied by on-chip PLL to provide high frequency system clock
- The input frequency range is 4-30MHz; 15MHz is preferred.
- Programmable clock frequency

#### **Advanced Interrupt Controller**

- 31 interrupt sources, including 8 external interrupt sources
- Programmable normal or fast interrupt mode (IRQ, FIQ)
- Programmable as either edge-triggered or level-sensitive for 8 external interrupt sources
- Programmable as either low-active or high-active for 8 external interrupt sources
- Priority methodology is encoded to allow for interrupt daisy-chaining
- Automatically mask out the lower priority interrupt during interrupt nesting
- Automatically clear the interrupt flag when the interrupt source is programmed to be edge-triggered

#### General DMA Controller

- 2-channel General DMA for memory-to-memory data transfers without CPU intervention
- Support two external DMA request
- Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers
- 8-data burst mode

#### **External Bus Interface**

- 8/16/32-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os
- Programmable access cycle (0-7 wait cycle)
- Four-word depth write buffer

Publication Release Date: Jun. 18, 2010



#### **Ethernet MAC Controller**

- 100/10-Mbps operation
- DMA engine with burst mode
- MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx)
- Full compliance with IEEE standard 802.3
- RMII interface only
- Station Management Signaling
- On-Chip CAM (up to 16 destination addresses)
- Full-duplex mode with PAUSE feature
- Long/short packet modes

#### **ADC Interface**

- 8 analog input with voltage range: 0 3.3 volts
- Touch control semi-auto/auto conversion modes supported
- Waiting for trigger mode supports
- standby mode supports
- 4-level voltage detector

#### 2-Channel AC97/I2S Controller

- Support I2S interface.
- Support AC97 interface.
- Built-in an 8x32 bits internal buffer.
- Support DMA function for data transfer between internal buffer and system memory.
- Support 16-bit I2S and MSB-justified format.

#### **USB Host Controller with transceiver**

- Fully compliant with USB Revision 2.0 specification.
- Enhanced Host Controller Interface (EHCI) Revision 1.0 compatible.
- Open Host Controller Interface (OHCI) Revision 1.0 compatible.
- Supports high-speed (480Mbps), full-speed (12Mbps) and low-speed (1.5Mbps) USB devices.
- Supports Control, Bulk, Interrupt, Isochronous and Split transfers.
- Built-in DMA for real-time data transfer.
- Support two ports (one port transceiver is shared with USB Device Controller)

#### **USB Device Controller with transceiver**

- Compliant with USB version 2.0 specification.
- Software control for device remote-wakeup.
- Supports 6 configurable IN/OUT endpoints in addition to Control Endpoint. Each of these endpoints can be configures as IN or OUT with Isochronous, Bulk or Interrupt transfer.
- Three different modes of operation of an in-endpoint (Auto validation mode, manual validation mode, Fly mode.
- Supports Endpoint Maximum Packet Size up to 1024 bytes.

#### **ATAPI Interface Controller**

- ATAPI I/O Interface, ATA/ATAPI-6 compatible
- Provide register transfer mode for read/write device command block registers

Publication Release Date: Jun. 18, 2010 Revision: A3



- Provide PIO data transfer mode
- Provide Multiword DMA data transfer mode
- Provide Ultra-DMA data transfer mode

#### Flash Memory Interface (FMI)

- Directly connect to Secure Digital (SD, MMC and SDIO) flash memory card and Memory Stick (Memory stick PRO).
- Supports DMA function to accelerate the data transfer between the internal buffer, external SDRAM, and flash memory card.
- Two 512 bytes internal buffers are embedded inside

#### **PS2 Host Interface**

- PS2 compatible keyboard or mouse interface
- Half-Duplex Bi-directional synchronous serial interface using op-drain outputs for clock and data
- Odd parity generation and checking

#### **12C Master**

- Compatible with I<sup>2</sup>C standard, support master mode only
- Multi Master Operation
- Clock stretching and wait state generation
- Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
- Software programmable acknowledge bit
- Arbitration lost interrupt, with automatic transfer cancellation
- Start/Stop/Repeated Start/Acknowledge generation
- Start/Stop/Repeated Start detection
- Bus busy detection
- Supports 7 bit addressing mode
- Software mode I<sup>2</sup>C.

#### Universal Serial Interface (USI)

- Support MICROWIRE/SPI master mode
- Support full/half duplex synchronous serial data transfer
- Variable length of transfer word up to 32 bits
- Provide burst mode operation, transmit/receive can be executed up to four times in one transfer

9

- MSB or LSB first data transfer
- Receive and Transmit on both rising or falling edge of serial clock independently

#### **UART**

- Three UART (serial I/O) blocks with interrupt-based operation
- Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive
- Programmable baud rates
- 1,1½ or 2 stop bits
- Odd or even parity
- Break generation and detection
- Parity, overrun and framing error detection
- X16 clock mode
- Support for Bluetooth and IrDA

Publication Release Date: Jun. 18, 2010



#### **Timers**

- Five programmable 24-bit timers with 8-bit pre-scalar
- One programmable 20-bit Watchdog timer
- One-short mode, period mode or toggle mode operation

#### 4-Channel PWM

- Four 16-bit timers
- Two 8-bit pre-scalars & Two 4-bit divider
- Programmable duty control of output waveform (PWM)
- Auto reload mode or one-shot pulse mode
- Dead-zone generator

#### Real Time Clock (RTC)

- Time counter (second, minute, hour) and calendar counter (day, month, year)
- Alarm register (second, minute, hour, day, month, year)
- 12 or 24-hour mode selectable
- Recognize leap year automatically
- Day of the week counter
- Frequency compensate register (FCR)
- Beside FCR, all clock and alarm data expressed in BCD code
- Support tick time interrupt

#### **Keypad Scan Interface**

- Scan up to 16x8 with an external 4 to 16 decoder; or 4x8 array without auxiliary component
- Programmable de-bounce time
- One or two keys scan with interrupt and three keys reset function.
- Support low power wakeup function

#### Programmable I/Os

- Pins individually configurable to input, output or I/O mode for dedicated signals
- I/O ports are Programmable and Configurable for Multiple functions

#### **PCI Host Interface**

- PCI Local Bus Specification Rev. 2.2 supported
- 32-bit data bus width
- Support maximum 3 external masters
- Two 16-word deep read FIFO, two 16-word deep write FIFO
- Support maximum 16-word target burst write

#### **Operation Voltage Range**

- VDD18 for IO Buffer: 1.8V+/-10%
- VDD33 for Core Logic: 3.3V+/-10%
- USBVDDC0/USBVDDC1/USBVDDT0/USBVDDT1 for USB: 3.3V+/-5%
- AVDD33 for ADC: 3.3V+/-10%
- RTCVDD18 for RTC: 1.8V+/-10%
- PLLVDD18 for PLL: 1.8V+/-10%

Publication Release Date: Jun. 18, 2010 Revision: A3

10



#### **Operation Temperature Range**

• -40°C ~+85°C

Operating Frequency

● Up to 200 MHz for ARM926EJ-S CPU

Package Type

■ 324 PBGA, Pb free, Halogen free

Publication Release Date: Jun. 18, 2010


Revision: A3

11



# 3 Pin Diagram

# NUC920ABN Pin Diagram



12

Publication Release Date: Jun. 18, 2010



# 4 Pin Assignment

Table 4.1 NUC920ABN Pins Assignment

Ded News	NULCORON
Pad Name	NUC920ABN
Clock & Reset	( 9 pins )
EXTAL15M	AB16
XTAL15M	AB17
EXTAL48MO	A3
XTAL48M0	A2
EXTAL48M1	A12
XTAL48M1	A11
EXTAL32K	AB20
XTAL32K	AB21
nRESET	B3
TAP Interface	( 5 pins )
TMS	L1
TDI	M4
TDO	M3
тск	M2
nTRST	M1
External Bus Interface	( 76 pins )
MA [24:0]	AB7,AA7,Y7,AB6,AA6,Y6,W6,AB5,AA5,Y5,W5,AB4,AA4,Y4,
	AB3,AA3,AB2,AA2,AA1,Y3,Y1,Y2,W1,W2,W3
MD [31:0]	Y16,W16,AB15,AA15,Y15,W15,AB14,AA14,Y14,AB13,AA1
	3,Y13,W13,AB12,AA12,Y12,W12,AB11,AA11,Y11,W11,AB
	10,AA10,Y10,W10,AB9,AA9,Y9,AB8,AA8,Y8,W8
nWBE [3:0] /	U1,U2,U3,U4
SDQM [3:0]	
nSCS [1:0]	T2,T3
nSRAS	V2
nSCAS	V1
MCKE	V4
nSWE	V3
MCLK	T1
nWAIT	P3
nBTCS	T4
nECS [4]	R1
nECS [3:0]	R2,R3,R4,P1
nOE	P2

13

Publication Release Date: Jun. 18, 2010



Pad Name	NUC920ABN
Ethernet Interface	( 10 pins )
PHY_MDC / GPIOF[0]	D17
PHY_MDIO / GPIOF[1]	C17
PHY_TXD [1:0] / GPIOF[3:2]	A17-B17
PHY_TXEN / GPIOF[4]	B16
PHY_REFCLK / GPIOF[5]	A16
PHY_RXD [1:0] / GPIOF[7:6]	A15-B15
PHY_CRSDV / GPIOF[8]	D16
PHY_RXERR / GPIOF[9]	C16

Pad Name	NUC920ABN
AC97/I2S/PWM	( 5 pins )
AC97_nRESET /	D15
I2S_SYSCLK /	
- /	
GPIOG[12]	
AC97_DATAI /	C15
12S_DATAI /	
PWM [0] /	
GPIOG[13]	
AC97_DATAO /	C14
I2S_DATAO /	
PWM [1] /	
GPIOG[14]	444
AC97_SYNC /	A14
12S_WS /	
PWM [2] /	
	D14
_	014
GPIOG[15] AC97_BITCLK / I2S_BITCLK / PWM [3] / GPIOG[16]	B14

Pad Name	NUC920ABN
USB Interface	( 19 pins )
DP0	A5
DNO	A6
REXTO	D5
UATESTO	C6
UPWRO	C11
OVI	C10
HDS	A4
DP1	A8
DN1	A9
REXT1	C8
UPWR1	D10

Publication Release Date: Jun. 18, 2010 Revision: A3



I2C/USI(SPI/MW)	( 4 pins )
SCLO / SFRM / GPIOG[0]	B1
SDAO / SSPTXD / GPIOG[1]	C2
SCL1 / SCLK / GPIOG[2]	C1
SDA1 / SSPRXD / GPIOG[3]	D3

Pad Name	NUC920ABN
External DMA /	( 4 pins )
SD1 Interface / Memory Stick 1	
nXDREQ[0] /	Y17
GPIOG[4] / SD1_CDn /	
MS1_CDn	
nXDACK[0] /	AA16
GPIOG[5] /	
SD1_nPWR / MS1_nPWR	
nXDREQ[1] /	Y19
GPIOG[6] /	
SD1_CMD /	
MS1_BS	
nXDACK[1] /	Y18
GPIOG[7] /	
SD1_CLK /	
MS1_CLK	

PS2 / SD1 Interface /	( 4 pins )
Memory Stick 1	
PS2CLK[0] /	AB19
GPIOG[8] /	
SD1_DAT0 /	
MS1_DAT0	
PS2DATA[0] /	AB18
GPIOG[9] /	
SD1_DAT1 /	
MS1_DAT0	
PS2CLK[1] /	AA19
GPIOG[10] /	
SD1_DAT2 /	
MS1_DAT2	
PS2DATA[1] /	AA18
GPIOG[11] /	
SD1_DAT3 /	
MS1_DAT3	

Publication Release Date: Jun. 18, 2010 Revision: A3



Pad Name	NUC920ABN
UART/PCI	( UART : 8 pins ) ( PCI : 6 pins)
TXD0 /	B13
GPIOE[0]	
RXD0 /	A13
GPIOE[1]	
TXD1(B) /	C13
GPIOE[2]	~//» · />
RXD1(B) /	B12
GPIOE[3]	Year You
RTS1 (B) /	D13
GPIOE[4]	
CTS1 (B) /	C12
GPIOE[5]	69. (
TXD2(IrDA) /	D12
DTR1 /	
GPIOE[6]	Data
RXD2(IrDA) /	D11
DSR1 / GPIOE[7]	
	B20
GPIOE[8] / PCICLKRUNn	D2U
GPIOE[9] /	B19
PCIPMEn	019
GPIOE[10] /	B21
PCIGNTn[1]	521
GPIOE[11] /	A21
PCIRSTn	/ ·
GPIOE[12] /	C19
PCIM66EN	
GPIOE[13] /	A20
PCICLK	

Pad Name	NUC920ABN
PCI	( PCI;10 pins )
PCIAD[26] / GPIOD[0]	F22
PCIAD[27] / GPIOD[1]	E19
PCIAD[28] / GPIOD[2]	E20
PCIAD[29] / GPIOD[3]	E21
PCIAD[30] / GPIOD[4]	E22
PCIAD[31] / GPIOD[5]	D20
PCIREQn[0] / GPIOD[6]	C21
PCIGNTn[0] / GPIOD[7]	C22
PCIREQn[1] / GPIOD[8]	B22
PCIREQn[2] / GPIOD[9]	D21

Publication Release Date: Jun. 18, 2010



Pad Name	NUC920ABN
PCI	( PCI;16 pins )
GPIOC[0] / PCIFRAMEn	J21
GPIOC[1] / PCITRDYn	K22
GPIOC[2] / PCIIRDYn	J20
GPIOC[3] / PCICBE[2]	J22
GPIOC[4] / PCIAD[16]	H19
GPIOC[5] / PCIAD[17]	H20
GPIOC[6] / PCIAD[18]	H21
GPIOC[14:7] / PCIAD[25:14], PCICBE[3], PCIAD[23:19]	F21,F20,F19,G22,G21,G20,G19,H22
PCIGNTn[2] / GPIOC[15]	D22

Pad Name	NUC920ABN
PCI	( PCI;23 pins )
PCICBE[1], PCIAD[15:8], PCICBE[0], PCIAD[7:0]	L20,L19,M22,M21,M20,M19,N22,N21,N20,N19,P22, P21,P20,R22,R21,R20,R19,T22
PCIPAR	L21
PCIDESELn	K21
PCISERRn	L22
PCIPERRn	K19
PCISTOPn	K20

Pad Name	NUC920ABN
IDE Interface	( 28 pins )
IDECSOn / GPIOI[0]	D2
IDECS1n / GPIOI[1]	D1
IDEDA [2:0] / GPIOI[4:2]	E2,E3,E4
IDEINTRQ / GPIOI[5]	E1
IDEDMACKn / GPIOI[6]	F4
IDEIORDY / GPIOI[7]	F3
IDEIORn / GPIOI[8]	F2
IDEIOWn / GPIOI[9]	F1



IDEDMARQ / GPIOI[10]	G4
IDEDD[15:12] / GPIOI[14:11]	L3,L4,K1,K2
IDERESETn / GPIOI[15]	L2
IDEDD[7:0] / KPI_COL[7:0]	J3,H1,H2,H3,H4,G1,G2,G3
IDEDD[11:8] / KPI_ROW[3:0]	K3,K4,J1,J2

Pad Name	NUC920ABN
ADC Interface	( 18 pins )
ADC[7:0]	W22, W21, W20, Y22, Y21, Y20, AA22, AA20
AVREFp	V20
AVREFn	V19
AVO[3:0]	U20,U19,V22,V21
ASW[3:0]	T21,T20,U22,U21

Pad Name	NUC920ABN
Miscellaneous	( 10 pins )
nIRQ [3:0] / GPIOH[3:0]	A18,B18,C18,A19
nIRQ [7:4] / GPIOH[7:4]	N1,N2,N3,N4
nWDOG / GPIOI[16]	B2

Pad Name	NUC920ABN
Power/Ground	(73 pins)
VDD18	J11,J12,L9,L14,M9,M14,P11,P12
VDD33	A22,C3,C20,D4,D9,D14,D19,J4,J19,P4,P19,W4,W9,W14, AB1
VSS	J9,J10,J13,J14,K9-K14,W7,L10-L13,M10-M13,N9-N14, P9,P10,P13,P14
USBVDDC0 (3.3V)	C7
USBVSSC0	A7
USBVDDTO (3.3V)	C5,D6,
USBVSST0	B4,B5,B6
USBVDDC1 (3.3V)	C9
USBVSSC1	A10
USBVDDT1 (3.3V)	D7,D8
USBVSST1	B8,B9,B10
AVDD33	T19
AVSS	W19
RTCVDD18	AA21
PLLVDD18	W17,W18
PLLVSS	AA17,AB22
NC	A1,C4,B7,B11, D18

18

Publication Release Date: Jun. 18, 2010



# 5 Pin Description

# 5.1 Pin Description for Interface

Pin Name	IO Type	Description	
Clock & Reset (9)			
EXTAL15M	I	15MHz External Clock	
XTAL15M	0	15MHz Crystal Output	
EXTAL48MO	0	48MHz Crystal Output for USB2.0 PHY0	
XTAL48M0	I	48MHz Crystal Input for USB2.0 PHY0	
EXTAL48M1	0	48MHz Crystal Output for USB2.0 PHY1 (Optional)	
XTAL48M1	I	48MHz Crystal Input for USB2.0 PHY1 (Optional)	
EXTAL32K	ı	32768Hz External Clock	
XTAL32K	0	32768Hz Crystal Output	
nRESET	ı	System Reset (Low active)	
TAP Interface (5)	l .		
TCK	ID	JTAG Test Clock, internal pull-down	
TMS	IU	JTAG Test Mode Select, internal pull-up	
TDI	IU	JTAG Test Data in, internal pull-up	
TDO	0	JTAG Test Data out	
nTRST	ΙŪ	JTAG Reset, active-low, internal pull-up	
External Bus Interfac	_	The Reset, delive low, internal pair up	
MA [24:0]		Address Due of systemal mamons and LO devices	
	0	Address Bus of external memory and IO devices.	
MD [31:0]	10 (D)	Data Bus of external memory and IO device	
		(Pull-down are programmable)	
nWBE [3:0] /	О	Write Byte Enable for specific device (nECS [4:0]).	
SDQM [3:0]		Data Bus Mask signal for SDRAM (nSCS [1:0]), (Low active)	
nSCS [1:0]	0	SDRAM chip select for two external banks, (Low active)	
nSRAS	0	Row Address Strobe for SDRAM, (Low active)	
nSCAS	0	Column Address Strobe for SDRAM, (Low active)	
nSWE	0	SDRAM Write Enable, (Low active)	
MCKE	0	SDRAM Clock Enable	
MCLK	0	System Master Clock Out, SDRAM clock	
nWAIT	IU	External Wait, (Low active), internal pull-up	
nBTCS	0	ROM/Flash Chip Select, (Low active)	
nECS [4:0]	0	External I/O Chip Select, (Low active)	
nOE	0	ROM/Flash, External Memory Output Enable, (Low active)	
Ethernet RMII Interf	face (10)		
PHY_MDC	O(IS)	RMII Management Data Clock	
PHY_MDIO	10(D)	RMII Management Data I/O	
140 00	No.	(Pull-down is programmable)	
PHY_TXD [1:0]	O(ID)	RMII Transmit Data bus	
651		(Pull-up are programmable)	
PHY_TXEN	O(ID)	RMII Transmit Enable	
	000	(Pull-down is programmable)	
PHY_REFCLK	O(ID)	RMII Reference Clock.	
- 4		(Pull-down is programmable)	
PHY_RXD [1:0]	I(OD)	RMII Receive Data bus	
	CA. 20	(Pull-up are programmable)	
PHY_CRSDV	I (OD)	RMII Carrier Sense / Receive Data Valid	
	900	(Pull-down is programmable)	
PHY_RXERR	I (OD)	RMII Receive Data Error	
		(Pull-down is programmable)	

19

Publication Release Date: Jun. 18, 2010



AC97/I2S/PWM (5)		
AC97_nRESET /	O(ID)	AC97 Controller RESET Output.
12S_SYSCLK		12S Controller System Clock Output.
		(Pull-down is programmable)
AC97_DATAI /	IO(D)	AC97 Controller Data Input.
I2S_DATAI /		12S Controller Data Input.
PWM [0]		PWM Channel 0 Output.
[0]		(Pull-down is programmable)
AC97_DATAO /	O(ID)	AC97 Controller Data Output.
I2S_DATAO /	3(15)	12S Controller Data Output.
PWM [1]		PWM Channel 1 Output.
1 00101 [1]		(Pull-down is programmable)
AC97_SYNC /	10(D)	AC97 Controller Synchronous Pulse Output.
12S_WS /	10(D)	12S Controller Word Select.
PWM [2]		PWM Channel 2 Output.
PVVIVI [2]		(Pull-down is programmable)
AC97_BITCLK /	IOSD	AC97 Controller Bit Clock Input.
12S_BITCLK /	1030	12S Controller Bit Clock Input.
PWM [3]		PWM Channel 3 Output.
PVVIVI [3]		
		(Pull-down with Schmitt trigger input)
USB Interface (11)	ı	
DP0	10	Differential Positive USB Port0 IO signal
DNO	10	Differential Negative USB Port0 IO signal
REXTO	Α	External Resister Connect for Port0
UATESTO	Α	USB PHY 0 Analog Test pin
DP1	10	Differential Positive USB Port1 IO signal
DN1	10	Differential Negative USB Port1 IO signal
REXT1	Α	External Resister Connect for Port1
UPWR1	0	USB Port1 Power Control signal
OVI	I	USB Over Current Detection signal
HDS	I	USB PHY 0 Device/Host Mode Select Control signal
UPWR	0	USB Port0 Power Control signal
12C/USI(SPI/MW) In	nterface (4	)
SCL0 /	IOS	12C Serial Clock Line 0.
SFRM		USI Serial Frame.
Alte.		(Input with Schmitt trigger)
SDA0 /	IOS	12C Serial Data Line 0.
SSPTXD		USI Serial Transmit Data.
		(Input with Schmitt trigger)
SCL1 /	IOS	12C Serial Clock Line 1.
SCLK		USI Serial Clock.
STATE OF THE STATE		(Input with Schmitt trigger)
SDA1 /	IOS	12C Serial Data Line 1.
SSPRXD	.00	USI Serial Receive Data.
COLINAD		(Input with Schmitt trigger)
VA 30.		(inpac with sommit trigger)

20

Publication Release Date: Jun. 18, 2010



PS2 Keyboard/Mous	e/ SD1 Into	erface (4)
PS2CLKO / SD1_DATO / MS1_DATO	IOS	PS2 Port0 Clock SD/SDIO Mode #1 — Data Line Bit 0 Memory Stick Mode #1 — Data Line Bit 0
WS1_DATO		(Input with Schmitt trigger)
PS2DATAO / SD1_DAT1 / MS1_DAT1	10(U)	PS2 Port0 Data SD/SDIO Mode #1 — Data Line Bit 1 Memory Stick Mode #1 — Data Line Bit 1 (Pull-up is programmable)
PS2CLK1 / SD1_DAT2 / MS1_DAT2	IOS	PS2 Port1 Clock SD/SDIO Mode #1 — Data Line Bit 2 Memory Stick Mode #1 — Data Line Bit 2 (Input with Schmitt trigger)
PS2DATA1 / SD1_DAT3 / MS1_DAT3	10(U)	PS2 Port1 Data SD/SDIO Mode #1 — Data Line Bit 3 Memory Stick Mode #1 — Data Line Bit 3 (Pull-up is programmable)

Keypad Interface (KPI) (12)		
KPI_COL[7:0]	I	Keypad Column Scan Input Bus This bus is shared with IDE Interface, which is programmable setting.
KPI_ROW[3:0]	0	Keypad Row Scan Output Bus This bus is shared with IDE Interface, which is programmable setting.
UARTO/UART1/UART	Γ2/ Interfa	ce (8)
TXD0	IO(D)	UARTO Transmit Data. (Pull-down is programmable)
RXD0	IO(D)	UARTO Receive Data. (Pull-down is programmable)
TXD1(B)	IO(D)	UART1 Transmit Data for Bluetooth (Pull-down is programmable)
RXD1(B)	IO(D)	UART1 Receive Data for Bluetooth (Pull-down is programmable)
CTS1 (B)	IO(D)	UART1 Clear To Send for Bluetooth (Pull-down is programmable)
RTS1 (B)	IO(D)	UART1 Request To Send for Bluetooth (Pull-down is programmable)
TXD2(IrDA) / DTR1	IO(D)	UART2 Transmit Data supporting SIR IrDA. UART1 Data Terminal Ready (Pull-down is programmable)
RXD2(IrDA) / DSR1	IO(D)	UART2 Receive Data supporting SIR IrDA. UART1 Data Set Ready

ADC Interface (18	3)	
ADC[7:0]	AI	ADC Analog Input
AVO[3:0]	AO	Reference Voltage Output
ASW[3:0]	AO	ADC Switch Output
AVREFp	A	ADC Positive Reference Voltage Input
AVREFn	A	ADC Negative Reference Voltage Input

ATAPI Interface	(28)	
IDECS0n	O(IU)	IDE Chip Select 0 (Low active) (Pull-up is programmable)
IDECS1n	O(IU)	IDE Chip Select 1 (Low active) (Pull-up is programmable)



IDEDD[15:0]	10(U)	IDE Data Bus
IDEDATA:01	0(111)	(Pull-up is programmable)
IDEDA[2:0]	O(IU)	IDE Address Bus (Pull-up is programmable)
IDEINTRQ	I(OD)	IDE Interrupt Request
IDEINING	I (OD)	(Pull-down is programmable)
IDEDMARQ	I(OD)	IDE DMA Request
IDEDIVIARQ	I (OD)	(Pull-down is programmable)
IDEDMACKn	O(IU)	IDE DMA Acknowledge (Low active)
IDEDWACKII	0(10)	(Pull-up is programmable)
IDEIORDY	I (OU)	IDE IO Ready
IBLIONBI	1(00)	(Pull-up is programmable)
IDEIORn	O(IU)	IDE IO Read (Low active)
IBLIOKII	0(10)	(Pull-up is programmable)
IDEIOWn	O(IU)	IDE IO Write (Low active)
IBLIOWII	0(10)	(Pull-up is programmable)
IDERESETn	O(IU)	IDE Reset (Low active)
IDERESEIII	0(10)	(Pull-up is programmable)
DOLLING (FF)		(Full-up is programmable)
PCI Interface (55)	1000	
PCIAD[31:0]	10(U)	PCI Address and Data bus
		(Pull-up is programmable)
PCIPAR	10(U)	PCI Parity
		(Pull-up is programmable)
PCICBE[3:0]	10(U)	PCI Bus Command and Byte Enable
		(Pull-up is programmable)
PCICLK	10(U)	PCI Clock
BOLDOT	0(111)	(Pull-up is programmable)
PCIRSTn	O(IU)	PCI Reset (Low active)
	10(1)	(Pull-up is programmable)
PCIFRAMEn	10(U)	PCI Cycle Frame (Low active)
	10(1)	(Pull-up is programmable)
PCIPERRn	10(U)	PCI Parity Error (Low active)
	10(1)	(Pull-up is programmable)
PCISERRn	10(U)	PCI System Error (Low active)
DOLLDDY.	10(1)	(Pull-up is programmable)
PCIIRDYn	10(U)	PCI Initiator Ready (Low active)
PCITRDYn	10(U)	PCI Target Ready (Low active)
2023 C	10(1)	(Pull-up is programmable)
PCISTOPn	10(U)	PCI Stop (Low active)
	10(11)	(Pull-up is programmable)
PCIDEVSELn	10(U)	PCI Device Select (Low active)
	10(11)	(Pull-up is programmable) PCI External Master Request (Low active)
PCIREQn[2:0]	10(U)	
(0)2	10(11)	(Pull-up is programmable)
PCIGNTn[2:0]	10(U)	PCI External Master Grant (Low active)
15/11/11	10(11)	(Pull-up is programmable)
PCICLKRUNn	10(U)	PCI Clock Running (Low active)
"(QL	1(01)	(Pull-up is programmable)
DOLDME	I (OU)	PCI Power Manager Event
PCIPMEn	(X)	(Pull-up is programmable)
	0(11)	This PCI function is not supported by NUC920ABN.
PCIM66EN	O(IU)	PCI 66MHz Enable
	1	(Pull-up is programmable)

22

Publication Release Date: Jun. 18, 2010



Miscellaneous (14)		
nXDREQn[0] /	I (OU)	External DMA #0 Request
SD1_CDn/		SD/SDIO Mode #1 - Card Detect
MS1_CDn		Memory Stick Mode #1 - Card Detect
		(Pull-up is programmable)
nXDREQn[1] /	I (OU)	External DMA #1 Request
SD1_CMD/		SD/SDIO Mode #1 - Command/Response (SPI Mode #1 - Data In)
MS1_BS		Memory Stick Mode #1 – Bus State
		(Pull-up is programmable)
nXDACKn[0] /	O(IU)	External DMA #0 Acknowledge
SD1_nPWR/		SD/SDIO Mode #1 – Power Control
MS1_nPWR		Memory Stick Mode #1 – Power Control
		(Pull-up is programmable)
nXDACKn[1] /	O(IU)	External DMA #1 Acknowledge
SD1_CLK/		SD/SDIO Mode #1 - Clock (SPI Mode #1 - Clock)
MS1_CLK		Memory Stick Mode #1 – Clock
		(Pull-up is programmable)
nIRQ[7:0]	I (OU)	External Interrupt Request
		(Pull-up is programmable)
nWDOG	0	Watchdog Timer Timeout Flag (Low active)
Power/Ground		
VDD18	Р	Core Logic power (1.8V)
VDD33	Р	IO Buffer power (3.3V)
VSS	G	IO Buffer and Core ground (OV)
USBVDDC0	P	USB Port0 PHY power (3.3V)
USBVSSC0	G	USB Port0 PHY ground (0V)
USBVDDTO	P	USB Port0 PHY Transceiver power (3.3V)
USBVSST0	G	USB Port0 PHY Transceiver ground (0V)
USBVDDC1	P	USB Port1 PHY power (3.3V)
USBVSSC1	G	USB Port1 PHY ground (0V)
USBVDDT1	Р	USB Port1 PHY Transceiver power (3.3V)
USBVSST1	G	USB Port1 PHY Transceiver ground (0V)
PLLVDD18	Р	PLL power (1.8V)
PLLVSS18	G	PLL ground (0V)
AVDD	Р	ADC Analog power (3.3V)
AVSS	G	ADC Analog ground (0V)
RTCVDD18	Р	RTC Battery power (1.8V)

23

Publication Release Date: Jun. 18, 2010



#### 5.2 **GPIO Share Pin Description**

In this chip, there are  $\overline{GPIOC}\sim\overline{GPIOI}$  groups for general IO control. All of GPIO pins are shared with the other interface and define as the following

GPIO Group	Shared Interface
GPIOC (16 pins)	PCI Interface
GPIOC[0]	PCIFRAMEn
GPIOC[1]	PCITRDYn
GPIOC[2]	PCIIRDYn
GPIOC[3]	PCICBE[2]
GPIOC[4]	PCIAD[16]
GPIOC[5]	PCIAD[17]
GPIOC[6]	PCIAD[18]
GPIOC[7]	PCIAD[19]
GPIOC[8]	PCIAD[20]
GPIOC[9]	PCIAD[21]
GPIOC[10]	PCIAD[22]
GPIOC[11]	PCIAD[23]
GPIOC[12]	PCICBE[3]
GPIOC[13]	PCIAD[24]
GPIOC[14]	PCIAD[25]
GPIOC[15]	PCIGNTn[2]
GPIOD (10 pins)	PCI Interface
GPIOD[0]	PCIAD[26]
GPIOD[1]	PCIAD[27]
GPIOD[2]	PCIAD[28]
GPIOD[3]	PCIAD[29]
GPIOD[4]	PCIAD[30]
GPIOD[5]	PCIAD[31]
GPIOD[6]	PCIREQn[0]
GPIOD[7]	PCIGNTn[0]
GPIOD[8]	PCIREQn[1]
GPIOD[9]	PCIREQn[2]
GPIOE (14 pins)	UART, PCI
	Interface
GPIOE[0]	TXD0
GPIOE[1]	RXD0
GPIOE[2]	TXD1(B)
GPIOE[3]	RXD1(B)
GPIOE[4]	RTS1 (B)
GPIOE[5]	CTS1 (B)
GPIOE[6]	TXD2(IrDA)
GPIOE[7]	RXD2(IrDA)
GPIOE[8]	PCICLKRUNn
GPIOE[9]	PCIPMEn
GPIOE[10]	PCIGNTn[1]
GPIOE[11]	PCIRSTn
GPIOE[12]	PCIM66EN
GPIOE[13]	PCICLK



GPIOF (10 pins)	RMII Interface
GPIOF[0]	PHY_MDC
GPIOF[1]	PHY_MDIO
GPIOF[3:2]	PHY_TXD [1:0]
GPIOF[4]	PHY_TXEN
GPIOF[5]	PHY_REFCLK
GPIOF[7:6]	PHY_RXD [1:0]
GPIOF[8]	PHY_CRSDV
GPIOF[9]	PHY_RXERR

GPIOG (17 pins)	12C/USI
GPTOG (17 pills)	XDMA,
	PS2/SD1/MS1,
	AC97/12S/PWM Interface
GPIOG[0]	SCLO /
S. 133[6]	SFRM
GPIOG[1]	SDAO /
	SSPTXD
GPIOG[2]	SCL1 /
	SCLK
GPIOG[3]	SDA1 /
	SSPRXD
GPIOG[4]	nXDREQn[0] /
	SD1_CDn /
	MS1_CDn
GPIOG[5]	nXDACKn[0] /
	SD1_nPWR /
	MS1_nPWR
GPIOG[6]	nXDREQn[1] /
	SD1_CMD /
	MS1_BS
GPIOG[7]	nXDACKn[1] /
	SD1_CLK /
	MS1_CLK
GPIOG[8]	PS2CLKO /
	SD1_DAT0 /
	MS1_DAT0
GPIOG[9]	PS2DATAO /
525	SD1_DAT1 /
28ti	MS1_DAT1
GPIOG[10]	PS2CLK1 /
10	SD1_DAT2 /
	MS1_DAT2
GPIOG[11]	PS2DATA1 /
(1)	SD1_DAT3 /
07/07/01	MS1_DAT3
GPIOG[12]	AC97_nRESET /
42 VI	12S_SYSCLK /
CDLOCI12I	- ACOZ DATAL /
GPIOG[13]	AC97_DATAI / I2S_DATAI /
97	PWM [0]
GPIOG[14]	AC97_DATAO /
GF10G[14]	I2S_DATAO /
7.0	PWM [1]
	Lanta [1]

Publication Release Date: Jun. 18, 2010



GPIOG[15]	AC97_SYNC / I2S_WS / PWM [2]
GPIOG[16]	AC97_BITCLK / I2S_BITCLK / PWM [3]
GPIOH (8 pins)	nIRQ Interface
GPIOH[3:0]	nIRQ[3:0]
GPIOH[7:4]	nIRQ[7:4]


GPIOI (17 pins)	ATAPI / KPI Interface
GPIOI[0]	IDECSOn / GPIOI[0]
GPIOI[1]	IDECS1n / GPIOI [1]
GPIOI[4:2]	IDEDA[2:0] / GPIOI [4:2]
GPIOI[5]	IDEINTRQ / GPIOI [5]
GPIOI[6]	IDEDMACKn / GPIOI [6]
GPIOI[7]	IORDY / GPIOI [7]
GPIOI[8]	IDEIORn / GPIOI [8]
GPIOI[9]	IDEIOWn / GPIOI [9]
GPIOI[10]	IDEDMARQ / GPIOI [10]
GPIOI[14:11]	IDEDD[15:12] / GPIOI[14:11]
GPIOI[15]	IDERESETn / GPIOI [15]
GPIOI[16]	nWDOG / GPIOI [16]
-	IDEDD[7:0] / KPI_COL[7:0]
8	IDEDD[11:8] / KPI_ROW[3:0]

26

Publication Release Date: Jun. 18, 2010



# **6 Functional Description**



# 6.1 ARM926EJ-S CPU CORE

The ARM926EJ-S CPU core is a member of the ARM9 family of general-purpose microprocessors. The ARM926EJ-S CPU core supports the 32-bit ARM and 16-bit Thumb instruction sets, enabling the user to trade off between high performance and high code density. The ARM926EJ-S processor has a Harvard cached architecture with MMU and provides a complete high-performance processor subsystem.

Publication Release Date: Jun. 18, 2010 Revision: A3

27



# 6.2 System Manager

#### 6.2.1 Overview

The System Manager has the following functions.

- System memory map
- The width of external memory address
- Data bus connection with external memory
- Product identifier register
- Bus arbitration
- PLL module
- Clock select register
- Power-On setting

# 6.2.2 System Memory Map

This chip provides the memory space  $(0x0000\_0000\sim0x2FFF\_FFF)$  for the SDRAM, RAM, ROM and IO Devices. The On-Chip Peripherals bank is on 128M bytes space  $(0xB000\_0000 - 0xBBFF\_FFFF)$ , the PCI bank is (1G-64K) bytes space  $(0xC000\_0000 - 0xFFFE\_FFF)$ , and  $0xFFFF\_0000 \sim 0xFFFF\_FFFF$  is reserved, the other memory spaces are reserved.


The size and location of each SDRAM memory bank is determined by the register settings for "current bank base address pointer" and "current bank size" (SDCONF0 and SDCONF1). Please note that when setting the bank control registers, the address boundaries of consecutive banks must not be overlapped.

Except On-Chip Peripherals, the start address of each memory bank is not fixed. You can use bank control registers to assign a specific bank start address by setting the bank's base pointer (13 bits). The address resolution is 256K bytes. The bank's start address is defined as "base pointer << 18" and the bank's size is "current bank size". (EXTOCON  $\sim$  EXT4CON)

The CPU booting start address is fixed at address 0x0000\_0000 after reset or power-on. In the event of an access request to an address outside any programmed bank size, an abort signal is generated. The maximum accessible memory size of each external IO bank is 32M bytes, and 128M bytes on SDRAM banks.

Publication Release Date: Jun. 18, 2010





Publication Release Date: Jun. 18, 2010



Address Space	Token	Modules
0x0000_0000 - 0x7FFF_FFFF		EBI (SDRAM, ROM, RAM, IO) Memory Space
0x8000_0000 - 0xAFFF_FFFF		Reserved Shadow of EBI Memory Space(0x0000_0000~0x2FFF_FFFF)
0xB000_0000 - 0xB000_01FF	GCR_BA	System Global Control Registers
0xB000_0200 - 0xB000_02FF	CLK_BA	Clock Control Registers
0xB000_1000 - 0xB000_1FFF	EBI_BA	EBI Control Registers
0xB000_2000 - 0xB000_2FFF	PCI_BA	PCI Interface Control Registers
0xB000_3000 - 0xB000_3FFF	EMC_BA	Ethernet MAC Control Registers
0xB000_4000 - 0xB000_4FFF	GDMA_BA	GDMA Control Registers
0xB000_5000 - 0xB000_5FFF	USBH_BA	EHCI USB Host Control Registers
0xB000_6000 - 0xB000_6FFF	USBD_BA	USB Device Control Registers
0xB000_7000 - 0xB000_7FFF	USBO_BA	OHCI USB Host Control Registers
0xB000_9000 - 0xB000_9FFF	ACTL_BA	Audio Interface Control Registers
0xB000_A000 - 0xB000_AFFF	ATA_BA	ATAPI Interface Control Register

30

Publication Release Date: Jun. 18, 2010



Address Space	Token	Modules
0xB000_C000 - 0xB000_CFFF	DMAC_BA	DMA Controller Registers
0xB000_D000 - 0xB000_DFFF	FMI_BA	Flash Memory Interface Control Registers
0xB800_0000 - 0xB800_00FF	UARTO_BA	UART 0 Control Registers (Tx,Rx for console)
0xB800_0100 - 0xB800_01FF	UART1_BA	UART 1 Control Registers (Tx,Rx,CTS,RTS for Blue-tooth)
0xB800_0200 - 0xB800_02FF	UART2_BA	UART 2 Control Registers (Tx,Rx for IrDA)
0xB800_1000 - 0xB800_1FFF	TMR_BA	Timer Control Registers
0xB800_2000 - 0xB800_2FFF	AIC_BA	Interrupt Controller Registers
0xB800_3000 - 0xB800_3FFF	GPIO_BA	GPIO Control Registers
0xB800_4000 - 0xB800_4FFF	RTC_BA	Real Time Clock (RTC) Control Registers
0xB800_6000 - 0xB800_60FF	I2CO_BA	I2C 0 Control Register
0xB800_6100 - 0xB800_61FF	I 2C1_BA	I2C 1 Control Register
0xB800_6200 - 0xB800_62FF	USI_BA	Universal Serial Interface Register (USI)
0xB800_7000 - 0xB800_7FFF	PWM_BA	Pulse Width Modulation(PWM) Control Registers
0xB800_8000 - 0xB800_8FFF	KPI_BA	Keypad Interface Control Registers
0xB800_9000 - 0xB800_9FFF	PS2_BA	PS2 Interface Control Registers
0xB800_A000 - 0xB800_AFFF	ADC_BA	ADC Control Registers
0xC000_0000 - 0xFFFE_FFFF	3 5 6	PCI Memory Space

31

Publication Release Date: Jun. 18, 2010



#### 6.2.3 Address Bus Generation

The address bus generation is depended on the required data bus width (DBWD) and address bus alignment control bit (ADRS) of each IO bank. The maximum accessible memory size of each external IO bank is 32M bytes. (EXTOCON ~ EXT4CON)

Address Bus Generation Guidelines (When ADRS bit = 0)

Data Bus	External Address Pins			Maximum Accessible
Width	MA [22:0]	MA23	MA24	Memory Size
8-bit	MA22 - MA0 (Internal)	MA23 (Internal)	MA24 (Internal)	32M bytes
16-bit	MA23 - MA1 (Internal)	MA24 (Internal)	NA	32M bytes (16M half-words)
32-bit	MA24 - MA2 (Internal)	NA	NA	32M bytes (8M words)

Address Bus Generation Guidelines (When ADRS bit = 1)

Data Bus	External Address Pins			Maximum Accessible
Width	MA [22:0]	MA23	MA24	Memory Size
8-bit	MA22 – MA0 (Internal)	MA23 (Internal)	MA24 (Internal)	32M bytes
	MA22 – MA0	MA23	MA24	32M bytes, MA[0] ignored
16-bit	(Internal)	(Internal)	(Internal)	(16M half-words)
32-bit	MA22 - MA0	MA23	MA24	32M bytes, MA[1:0] ignored
JZ-DIL	(Internal)	(Internal)	(Internal)	(8M words)

# **AHB Bus Arbitration**

The system bus is AHB-compliant and supports modules with standard AHB master or slave interfaces. The AHB arbiter has two priority-decision modes, i.e., the fixed priority mode and the rotate priority mode. In the rotate priority mode, there are three types for AHB-Master bus. The selection of modes and types is determined on the PRTMODO and PRTMOD1 bits in the Arbitration Control Register. PRTMOD0 is used to control the fixed priority of AHB1 (CPU AHB-Lite) Bus and PRTMOD1 is used to control the fixed priority of AHB2 Master Bus.

32

Publication Release Date: Jun. 18, 2010



#### **Fixed Priority Mode** 6.2.4.1

Fixed priority mode is selected if PRTMODx = 0. The order of priorities on the AHB mastership among the on-chip master modules listed in the following table is fixed. If two or more master modules request to AHB at the same time, the mastership is always granted to the module with the highest priority.

Table 6.2.3 AHB Bus Priority Order in Fixed Priority Mode

Priority Sequence	PRTMOD0 = 0 AHB1 Bus	PRTMOD1 = 0 AHB2 Bus
1 (Lowest)	ARM CPU Instruction	AHB Bridge
2	2 ARM CPU Data PCI Controller	
3	GDMAO	SDIO(FMI)/ATAPI
4	GDMA1	USB Device
5		USB Host
6		EMC Controller
7(Highest)		Audio Controller (AC97 & I2S)

The ARM core normally has the lowest priority under the fixed priority mode; however, this chip provides a mechanism to raise the priority to the highest. If the IPEN bit (bit-1 of Arbitration Control Register) is set to 1, the IPACT bit (bit-2 of Arbitration Control Register) will be automatically set to 1 while an unmasked external interrupt occurs. Under this circumstance, the ARM core gains the highest AHB priority.

The programmer can recover the original priority order by directly writing "0" to clear the IPACT bit. For example, this can be done that at the end of an interrupt service routine. Note that IPACT only can be automatically set to 1 by an external interrupt when IPEN = 1. It will not take effect if a programmer to directly write 1 to IPACT to raise ARM core's AHB priority.

#### **Rotate Priority Mode** 6.2.4.2

Rotate priority mode is selected if PRTMODx = 1. The AHB arbiter uses a round robin arbitration scheme by which every master module can gain the bus ownership in turn.

For AHB2 DMA Master Bus, the Audio has the higher priority in the rotate type. In the default sequence, the AHB2 priority is Audio > EMC > USB Host > USB Device > FMI/ATAPI > AHB Bridge.

33

Publication Release Date: Jun. 18, 2010



# 6.2.5 Power-On Setting

After power on reset, Power-On setting registers are latched from EBI Address pins (MA [21:13]) to configure this chip.

Power-On Setting	Pin
Booting Device Select	MA [21:20]
Internal System Clock Select	MA17
GPIO Pin Configuration Select	MA [16:14]
USB PHY0 Mode Select	HDS

MA [21:20] : Booting Device Select

MA[21:20]		Booting Device
Pull-down	Pull-down	SPI Flash ROM
Pull-down	Pull-up	Reserved
Pull-up	Pull-down	USB ISP
Pull-up	Pull-up	NOR-type Flash ROM

MA19: Pull-up is necessary MA18: Pull-up is necessary

**MA17: Internal System Clock Select** 

If pin MA17 is pull-down, the external clock from EXTAL15M pin is served as internal system clock. If pin MA17 is pull-up, the PLL output clock is used as internal system clock.

34

MA [16:14] : GPIO Pin Configuration Select

MA[16:14]	State	GPIO Pin Function
7	5 11 1	GPIOC/D/E
MA14	Pull-down	Group Select
Call plus and	Pull-up	PCI Group Select
NA 15	Pull-down	GPIOF Group Select
MA15	Pull-up	RMII Group Select
0000	Pull-down	GPIOI/KPI Group Select
MA16	Pull-up	ATAPI Group Select

MA13: Pull-up is necessary

Publication Release Date: Jun. 18, 2010



**HDS: USB PHY0 Mode Select** 

HDS	USB PHY0 Mode		
Pull-down	USB20 Host		
Pull-up	USB20 Device		

# 6.2.6 System Booting

NUC920ABN supports three kinds of system booting devices, which including

- (1) SPI Flash ROM device
- (2) USB ISP
- (3) NOR-type Flash ROM

**Booting Device Select** 

MA[21	1:20]	Booting Device
Pull-down	Pull-down	SPI Flash ROM
Pull-down	Pull-up	Reserved
Pull-up	Pull-down	USB ISP
Pull-up	Pull-up	NOR-type Flash ROM

35

Publication Release Date: Jun. 18, 2010



#### **System Global Control Registers Map** 6.2.7

Register	Address	R/W	Description	Reset Value	
GCR_BA = 0	GCR_BA = 0xB000_0000				
PDID	0xB000_0000	R	Product Identifier Register	0x0190_09x0	
PWRON	0xB000_0004	R/W	Power-On Setting Register	Undefined	
ARBCON	0xB000_0008	R/W	Arbitration Control Register	0x0000_0000	
MFSEL	0xB000_000C	R/W	Multiple Function Pin Select Register	0x0800_0000	
EBIDPE	0xB000_0010	R/W	EBI Data Pin Pull-up/down Enable Register	0xFFFF_FFFF	
GPIOCPE	0xB000_0018	R/W	GPIOC Pin Pull-up/down Enable Register	0x0000_7FFF	
GPIODPE	0xB000_001C	R/W	GPIOD Pin Pull-up/down Enable Register	0x0000_07FF	
GPIOEPE	0xB000_0020	R/W	GPIOE Pin Pull-up/down Enable Register	0x0000_3FFF	
GPIOFPE	0xB000_0024	R/W	GPIOF Pin Pull-up/down Enable Register	0x0000_03FF	
GPIOGPE	0xB000_0028	R/W	GPIOG Pin Pull-up/down Enable Register	0x0001_FFFF	
GPIOHPE	0xB000_002C	R/W	GPIOH Pin Pull-up/down Enable Register	0x0000_00FF	
GPIOIPE	0xB000_0030	R/W	GPIOI Pin Pull-up/down Enable Register	0x0FFF_FFFF	
GTMP1	0xB000_0034	R/W	General Temporary Register 1	Undefined	
GTMP2	0xB000_0038	R/W	General Temporary Register 2	Undefined	
GTMP3	0xB000_003C	R/W	General Temporary Register 3	Undefined	

36

Publication Release Date: Jun. 18, 2010



### **Product Identifier Register (PDID)**

This register is for only read and enables software to recognize certain characteristics of the chip ID and the version number.

Register	Address	R/W	Description	Reset Value
PDID	0xB000_0000	R	Product Identifier Register	0xxx90_09x0

					1//2	11.00					
31	30	29	28	27	26	25	24				
VERSION											
23	22	21	20	19	18	17	16				
CHPID											
15	14	13	12	11	10	9	8				
			СНР	PID		1/1					
7	6	5	4	3	2	1	0				
	CHPID										

Bits	Descriptions	
[31:24]	VERSION	Version of chip 02: Version C
[23:0]	CHIPID	Chip identifier The NUC920ABN Chip identifier is 0x90_0920.

37

Publication Release Date: Jun. 18, 2010



### **Power-On Setting Register (PWRON)**

This register latches the chip power-on setting from EBI Address Bus during chip reset.

Register	Address	R/W	Description	Reset Value
PWRON	0xB000_0004	R/W	Power-On Setting Register	Undefined

					6-11-						
31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
	RESERVED		PCI66EN	RESERVED	USBDEN	USBHD	RESERVED				
7	6	5	4	3	2	1	0				
Booting De	evice Select	RESE	RVED	(	GPIOSEL		PLL				

Bits	Description	criptions									
[0]	PLL	Power-O	nternal System Clock Select (Read/Write) Power-On value latched from MA17 D= the external clock from EXTAL15M pin is served as internal system clock. L= the PLL output clock is used as internal system clock.								
*		GPIO P	in Configurati	ion Sele	ct(Read Only)						
2	4		Latched pin	H/L	GPIO Pin Function						
	1300	547	[1] MA14	0	GPIOC/D/E						
	70	[1]		1	PCI						
[3:1]	GPIOSEL		[2] MA15	0	GPIOF						
	B. 1.			1	RMII						
		200		0	GPIOI / KPI						
	5/	[3]	MA16	1	ATAPI						
		(S)	A	•							
[5:4]	RESERVED	Read On These tw	n <b>ly</b> vo bits are reac	d only.							

38

Publication Release Date: Jun. 18, 2010



			ce Select (Read	I Only) set from MA[21:20	01				
	Booting	Booting Dev	ice Select	Booting Device					
[7:6]	Device	0	0	SPI Flas	n ROM				
	Select	0	1	Reser	ved				
		1	0	USB :	ISP				
		1	1	NOR-type F	lash ROM				
[8]	RESERVED	Read Only This bit is read	Read Only This bit is read only						
			ode Select (Rea er-on reset from	•	الم المراث				
[9]	USBHD	USBHD	USB PHY0 Mode		HDS Pin				
		0	USB20 Device		External Pull-Up				
		1	USB20 Host		External Pull-Down				
				r USB Device Mo USBHD bit be zer	ode (Read/Write) o (Device Mode)	5			
[10]	LICODEN	USBDEN	USB PHY0 Enable						
[10]	USBDEN	0	Set Device I	PHY at SE0 (Not a	ctive to external host)				
		1	Set Device I Device Cont		the UTMI interface of the	USB			
[11]	RESERVED	Read Only This bit is read	l only						
		PCI 66MHz E	nable Status						
[12]	DCI//EN	PCI66EN	Status						
[12]	PCI66EN	0	Indicates PC	CI bus can operate	e under 33MHz				
h A		1	Indicates PC	I bus can operate	e under 66MHz				

39

Publication Release Date: Jun. 18, 2010



## **Arbitration Control Register (ARBCON)**

Register	Address	R/W	Description	Reset Value
ARBCON	0xB000_0008	R/W	Arbitration Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
			RESE	RVED		-	(0)			
7	6	5	4	3	2	1	0			
F	RESERVED	RESERVED DGN				PRTMOD1	PRTMOD0			

Bits	Descriptions	
[4]	DGMASK	Default Grant Master Mask Control 0 = AHB-Bridge always be the default grant master (default) 1 = No default grant master on AHB-2 Bus
[3]	IPACT	Interrupt Priority Active When IPEN="1", this bit is set when the ARM core has an unmasked interrupt request. This bit is available only when the PRTMOD1=0 and PRTMOD0=0.
[2]	IPEN	Interrupt Priority Enable Bit  0 = the ARM core has the lowest priority.  1 = enable to raise the ARM core priority to second  This bit is available only when the PRTMOD=0 and PRTMOD0=0.
[1]	PRTMOD1	Priority Mode Select for AHB2 (AHB Master Bus)  0 = Fixed Priority Mode (default)  1 = Rotate Priority Mode
[0]	PRTMODO	Priority Mode Select for AHB1 (CPU AHB-Lite Bus)  0 = Fixed Priority Mode (default)  1 = Rotate Priority Mode

40

Publication Release Date: Jun. 18, 2010



# **Multiple Function Pin Select Register (MFSEL)**

Register	Address	R/W	Description	Reset Value
MFSEL	0xB000_000C	R/W	Multiple Function Pin Select Register	0x0800_0000

31	30	29	28	27	26	25	24		
RESE	RESERVED USBPHYO		GPSELI		GPSELH				
23	22	21	20	19	18	17	16		
	GPSELG								
15	14	13	12	11	10	9	8		
GPS	ELG			GPS	ELE	(	197 6V		
7	6	5	4	3	2	1	0		
GPSELD			GPS	SELC	GPSELF	G-Option			

Bits	Description	s						
[29:28]	USBPHYO		USB PHY0 Select Control Register 00 : Normal USB operation mode (Default)					
		PIN	GPSELI[2	[26] GPIO Pin	Function			
		00101545 01 (	0	GPIOI/KF	ગ			
		GPIOI[15:0]/k	1	ATAPI Int	terface			
[27,26]	GPSELI	PIN	GPSELI[2	[7] GPIO Pin	Function			
[27:26]	GPSELI	CDIOLE4/1	0	GPIOI[16	<u>.</u> ]			
		GPIOI[16]	1	nWDOG				
		See GPIO Shared	l Pin Description for	r more detail				
	4		ault value is depend					
	100	GPSELG[27] defa	ault value is 1 for n	WDOG (Watch-D	Oog Timer Output )			
W.	1511P	GPIOH Pin Fu	ınction Select C	ontrol Regist	er			
	GPSELH	PIN	GPSELH[25]	GPIO Pin Fur				
				0	GPIOH[7:4]	1011011		
FOF 241		GPIOH[7:4]	1	nIRQ[7:4]				
[25:24]		PIN	GPSELH[24]	GPIO Pin Fur	nction			
		an a	677 60		0	GPIOH[3:0]		
		GPIOH[3:0]	1	nIRQ[3:0]				
	51/2	GPSELG[25:24]	default value is 0 fo			1		
			41	Publ	ication Release Da	te: Jun. 18, 2010 Revision: A3		



		GPI OG Pin Fu	nction Select Cor	ntrol Register	
		PIN	GPSELG[23:22]	GPIO Pin Function	
			00	GPIOG[16:12]	
		GPIOG[16:12]	01	PWM Interface	
		GP100[16:12]	10	AC97 Interface	
			11	12S Interface	
			When G-Option bi	t is 0	
		PIN	GPSELG[21]	GPIO Pin Function	
		GPIOG[11:10]	0	GPIOG[11:10]	
		GPIOG[11:10]	1	PS2 Port1	
		PIN	GPSELG[20]	GPIO Pin Function	
		CD10C[0.0]	0	GPIOG[9:8]	
		GPIOG[9:8]	1	PS2 Port0	
		PIN	GPSELG[19]	GPIO Pin Function	
		CDLOCET./1	0	GPIOG[7:6]	X.
		GPIOG[7:6]	1	XDMA Port1	1) (
		PIN	GPSELG[18]	GPIO Pin Function	
		CDLOCIE 41	0	GPIOG[5:4]	Y
		GPIOG[5:4]	1	XDMA Port0	7 (0)
					(1) (1)
23:14]	GPSELG	PIN	GPSELG[17:16]	GPIO Pin Function	(2) × (1)
			00	GPIOG[3:2]	9/6
		CDLOC[3,3]	01	I2C Line1	6
		GPIOG[3:2]	10	USI Interface	
			11	Reserved	
		PIN	GPSELG[15:14]	GPIO Pin Function	
			00	GPIOG[1:0]	
		GPIOG[1:0]	01	12C Line0	
			10	USI Interface	
			11	Reserved	
			Pin Description for m		
		GPSELG [23:14] c	lefault value is 0, GP	IOG group.	_
			When G-Option bit	is 1	
		PIN	GPSELG[21:20]	GPIO Pin Function	
		CDLOC[44.7]	х0	SD 1 Interface	
		GPIOG[11:6]	x1	Memory Stick 1	
		PIN	GPSELG[19:18]	GPIO Pin Function	
			00	GPIOG[5:4]	
	P	CDLOCEE 43	01	XDMA Port0	
	.324	GPIOG[5:4]	10	SD 1 Interface	

Publication Release Date: Jun. 18, 2010 Revision: A3

42



		PIN	GPSELE[12]	ntrol Register GPIO Pin Function
		CDLOE[12,12]	0	GPIOE[13:12]
		GPIOE[13:12]	1 8//	PCI
		PIN	GPSELE[11]	GPIO Pin Function
		CDLOE[11.0]	0	GPIOE[11:8]
		GPIOE[11:8]	1	PCI
		PIN	GPSELE[10]	GPIO Pin Function
		CDLOE[7,4]	0	GPIOE[7:6]
13:8]	GPSELE	GPIOE[7:4]	1	UART2(IrDA)
		PIN	GPSELE[9]	GPIO Pin Function
		CDLOF[2,2]	0	GPIOE[5:2]
		GPIOE[3:2]	1	UART1(B)
		PIN	GPSELE[8]	GPIO Pin Function
		CDLOE[1.0]	0	GPIOE[1:0]
		GPIOE[1:0]	1	UARTO CONTRACTOR CONTR
		See GPIO Shared P GPSELE [13:8] defa	-	

		GPIOD Pin Fu	nction Select Co	ontrol Register			
		PIN	GPSELD[7:6]	GPIO Pin Function	CAL A		
			00	GPIOD[10:5]			
		GPIOD[10:5]	01	PCI Interface	22		
		GPTOD[10:5]	10	Reserved			
_			11	Reserved			
[7:4]	GPSELD	PIN	GPSELD[5:4]	GPIO Pin Function			
			00	GPIOD[4:0]			
		GPIOD[4:0]	01	PCI Interface			
		GPTOD[4:0]	10	Reserved			
			11	Reserved			
		See GPIO Shared	Pin Description for	more detail	·		
		GPSELD[7:4] def	ault value is depend	l on power-on setting			
		GPIOC Pin Function Select Control Register					
	GPSELC	PIN	GPSELC[3:2]	GPIO Pin Function			
		GPIOC[14:0]	00	GPIOC[14:0]			
[2.2]			01	PCI Interface			
[3:2]	GPSELC		10	Reserved			
	400		11	Reserved			
	V	See GPIO Shared Pin Description for more detail					
	2861	GPSELC[3:2] def	ault value is depend	on power-on setting			
10/	7 . 3/	GPI OF Pin Fu	nction Select Co	entrol Register			
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PIN	GPSELF[1]	GPIO Pin Function			
F4.7	GPSELF		0	GPIOF[9:0]			
[1]	GPSELF	GPIOF[9:0]	1	RMII Interface			
	000	See GPIO Shared Pin Description for more detail					
	(0)	GPSELF[1] default value is depend on power-on setting					
	5510	The GPSFLG[21·	18] Option Select Co	entrol			
503				I:4] pins be GPIO, PS2, or XDMA			
[0]	G-Option			1:4] pins be GPIO, XDMA, SD 1, o			
	200		GPSELG description		· · · · · · · · · · · · · · · · · · ·		

Publication Release Date: Jun. 18, 2010 Revision: A3



### EBI Data Pin Pull-up/down Enable Register (EBIDPE)

### GPIOC~GPIOI Pin Pull-up/down Enable Register (GPIOCPE~GPIOIPE)

These registers are used to control the IO pins to be internal pull-up or down, which can avoid the input pins floating if there is no external resistors.

Register	Address	R/W	Description	Reset Value
EBIDPE	0xB000_0010	R/W	EBI Data Pin Pull-down Enable Register	0xFFFF_FFFF
GPIOCPE	0xB000_0018	R/W	GPIOC Pin Pull-up Enable Register	0x0000_7FFF
GPIODPE	0xB000_001C	R/W	GPIOD Pin Pull-up Enable Register	0x0000_07FF
GPIOEPE	0xB000_0020	R/W	GPIOE Pin Pull-up/down Enable Register	0x0000_3FFF
GPIOFPE	0xB000_0024	R/W	GPIOF Pin Pull-up/down Enable Register	0x0000_03FF
GPIOGPE	0xB000_0028	R/W	GPIOG Pin Pull-up/down Enable Register	0x0001_FFFF
GPIOHPE	0xB000_002C	R/W	GPIOH Pin Pull-up Enable Register	0x0000_00FF
GPIOIPE	0xB000_0030	R/W	GPIOI Pin Pull-up/down Enable Register	0x0FFF_FFFF

31	30	29	28	27	26	25	24			
	PPE									
23	22	21	20	19	18	17	16			
	PPE									
15	14	13	12	11	10	9	8			
Sh.	PPE									
7	6	5	4	3	2	1	0			
0 70	PPE									

Bits	Descriptions	
[31:0]	PPE	Pin Pull-down Enable Register  1 = Disable the Pull-high/down for each relative pin (default)  0 = Enable the Pull-high/down for each relative pin

44

Publication Release Date: Jun. 18, 2010



Register	Descriptions
EBIDPE	EBI Data Pin Pull-down Enable Register PPE[31:0] Controls the Pull-down of the EBI Data Bus[31:0]
GPIOCPE	GPIOC Pin Pull-up Enable Register PPE[31:15] is reserved in this register PPE[14:0] Controls the Pull-up of the GPIOC[14:0]
GPIODPE	GPIOD Pin Pull-up Enable Register PPE[31:11] is reserved in this register PPE[10:0] Controls the Pull-up of the GPIOD[10:0]
GPIOEPE	GPIOE Pin Pull-up/down Enable Register  PPE[31:14] is reserved in this register  PPE[13:0] Controls the Pull-up/down of the GPIOE[13:0]  Pull-down: GPIOE[6:0]  Pull-up: GPIOE[13:8]  No action: GPIOE[7]
GPIOFPE	GPIOF Pin Pull-up/down Enable Register  PPE[31:10] is reserved in this register  PPE[9:0] Controls the Pull-up/down of the GPIOF[9:0]  Pull-down: GPIOF[9:8], GPIOF[5:4], GPIOF[1]  Pull-up: GPIOF[7:6], GPIOF[3:2]  No action: GPIOF[0]
GPIOGPE	GPIOG Pin Pull-up/down Enable Register  PPE[31:17] is reserved in this register  PPE[16:0] Controls the Pull-up of the GPIOG[16:0]  Pull-down: GPIOG[11], GPIOG[9], GPIOG[7:0]  Pull-up: GPIOG[16:12]  No action: GPIOG[10], GPIOG[8]
GPIOHPE	GPIOH Pin Pull-up Enable Register PPE[31:8] is reserved in this register PPE[7:0] Controls the Pull-up of the GPIOH[7:0]
GPIOIPE	GPIOI Pin Pull-up/down Enable Register  PPE[31:28] is reserved in this register  PPE[27:16] Controls all the Pull-up of the IDEDD[11:0]  PPE[15:0] Controls the Pull-up/down of the GPIOI[15:0]  Pull-down: GPIOG[10], GPIOG[5]  Pull-up: GPIOG[15:11], GPIOG[9:6], GPIOG[4:0]

1 = Disable the Pull-high/down for each relative pin0 = Enable the Pull-high/down for each relative pin

Publication Release Date: Jun. 18, 2010 Revision: A3



## General Temporary Register 1 ~ 3 (GTMP1 ~GTMP3)

Register	Address	R/W	Description	Reset Value
GTMP1	0xB000_0034	R/W	General Temporary Register 1	Undefined
GTMP2	0xB000_0038	R/W	General Temporary Register 2	Undefined
GTMP3	0xB000_003C	R/W	General Temporary Register 3	Undefined

31	30	29	28	27	26	25	24			
	DATA									
23	22	21	20	19	18	17	16			
	DATA									
15	14	13	12	11	10	9	8			
	DATA									
7	6	5	4	3	2	1	0			
	DATA									

Bits	Descriptions	
[31:0]	DATA	General Temporary Data

46

Publication Release Date: Jun. 18, 2010



#### 6.3 Clock Controller


The clock controller generates all clocks for Audio, CPU, AMBA and all the engine modules. In this chip includes two PLL modules. The clock source for each module is come from the PLL, or from the external crystal input directly. For each clock there is bit on the CLKEN register to control the clock ON or OFF individually, and the divider setting is on the CLKDIV register. The register can also be used to control the clock enable or disable for power control.

#### 6.3.1 Power management

This chip provides three power management scenarios to reduce power consumption. The peripheral clocks can be enabled / disabled individually by controlling the corresponding bit in CLKSEL control register. Software can turn-off the unused modules' clock for power saving. It also provides IDLE and **Power-down** modes to reduce the power consumption.

### **IDLE MODE**


If the IDLE bit in Power Management Control Register (PMCON) is set, the ARM CORE clock source will be halted after 256 cycles, and then the ARM core will stop. The AHB or APB clocks are still active except the clock to cache controller and ARM core. This ARM core will exit from this mode when a nIRQ or nFIQ signals from any peripheral, such as Keypad, Timer overflow interrupts. The memory controller can also be forced to enter idle state if both the MIDLE and IDLE bits are set.



Case1. IDLE=1, PD=0, MIDLE=0

47


Publication Release Date: Jun. 18, 2010



Case2. IDLE=1, PD=0, MIDLE=1

### **Power-Down Mode**

The mode provides the minimum power consumption. When the system is not working or waiting an external event, software can write PD bit to turn off all the clocks includes system crystal oscillator and PLL to let ARM core to enter sleep mode after 256 clock cycles. In this state, all peripherals are also in sleep mode since the clock source is stopped. This system will exit from this mode when external interrupts (nIRQ signals) are detected; this chip provides external interrupts, USB device, RTC, Keypad and so on to wakeup the clock.



Case3. IDLE=0, PD=1, MIDLE=0

48

Publication Release Date: Jun. 18, 2010



# 6.3.2 Clock Control Registers Map

Register	Address	R/W	Description	Reset Value						
CLK_BA = 0xB00	CLK_BA = 0xB000_0200									
CLKEN	0xB000_0200	R/W	Clock Enable Register	0x0408_0834						
CLKSEL	0xB000_0204	R/W	Clock Select Register	0x0000_0FFX						
CLKDIV	0xB000_0208	R/W	Clock Divider Control Register	0x0400_0000						
PLLCONO	0xB000_020C	R/W	PLL Control Register 0	0x0000_2B63						
PLLCON1	0xB000_0210	R/W	PLL Control Register 1	0x0001_4F64						
PMCON	0xB000_0214	R/W	Power Management Control Register	0x0000_0000						
IRQWAKECON	0xB000_0218	R/W	IRQ Wakeup Control Register	0x0000_0000						
IRQWAKEFLAG	0xB000_021C	R/W	IRQ Wakeup Flag Register	0x0000_0000						
IPSRST	0xB000_0220	R/W	IP Software Reset Register	0x0000_0000						
CLKEN1	0xB000_0224	R/W	Clock Enable Register	0x0000_0000						
CLKDIV1	0xB000_0228	R/W	Clock Divider Control 1 Register	0x0000_0000						

Publication Release Date: Jun. 18, 2010



# **Clock Enable Register (CLKEN)**

Register	Address	R/W	Description	Reset Value
CLKEN	0xB000_0200	R/W	Clock Enable Register	0x0408_0834

31	30	29	28	27	26	25	24
I2C1	12C0	USI	ADC	GDMA	WDT	KPI	PS2
23	22	21	20	19	18	17	16
TIMER4	TIMER3	TIMER2	TIMER1	TIMERO	PWM	RES	SERVED
15	14	13	12	11	10	9	8
RESE	RVED	UART2	UART1	UARTO	RESERVED	USBH	USBD
7	6	5	4	3	2	1	0
EMC	ATAPI	DMAC	FMI	F	PCI	Audio	RESERVED

Bits	Description	ons
[31]	12C1	I 2C Interface 1 Clock Enable Bit 0 = Disable I2C-1 clock 1 = Enable I2C-1 clock
[30]	1200	I 2C Interface O Clock Enable Bit 0 = Disable I2C-0 clock 1 = Enable I2C-0 clock
[29]	USI	USI Clock Enable Bit 0 = Disable USI clock 1 = Enable USI clock
[28]	ADC	ADC Clock Enable Bit 0 = Disable ADC clock 1 = Enable ADC clock
[27]	GDMA	GDMA Clock Enable Bit 0 = Disable GDMA clock 1 = Enable GDMA clock
[26]	WDT	WDT Clock Enable Bit 0 = Disable WDT counting clock 1 = Enable WDT counting clock
[25]	КРІ	Keypad Cock Enable Bit 0 = Disable keypad clock 1 = Enable keypad clock

50

Publication Release Date: Jun. 18, 2010



[24]	PS2	PS2 Clock Enable Bit 0 = Disable PS2 clock 1 = Enable PS2 clock
[23]	TIMER4	Timer4 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[22]	TIMER3	Timer3 Clock Enable Bit  0 = Disable Timer clock  1 = Enable Timer clock
[21]	TIMER2	Timer2 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[20]	TIMER1	Timer1 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[19]	TIMERO	Timer0 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[18]	PWM	PWM Clock Enable Bit 0 = Disable PWM clock 1 = Enable PWM clock
[13]	UART2	UART2 Clock Enable Bit 0 = Disable UART2 clock 1 = Enable UART2 clock
[12]	UART1	UART1 Clock Enable Bit 0 = Disable UART1 clock 1 = Enable UART1 clock
[11]	UARTO	UARTO Clock Enable Bit 0 = Disable UARTO clock 1 = Enable UARTO clock
[9]	USBH	USB Clock Enable Bit 0 = Disable USB clock 1 = Enable USB clock
[8]	USBD	USB device Clock Enable Bit 0 = Disable USB host clock 1 = Enable USB host clock
[7]	EMC	EMC Clock Enable Bit 0 = Disable EMC clock 1 = Enable EMC clock
[6]	АТАРІ	ATAPI Clock Enable Bit 0 = Disable ATAPI controller clock 1 = Enable ATAPI controller clock

51

Publication Release Date: Jun. 18, 2010



[5]	DMAC	DMAC Clock Ena 0 = Disable DMA 1 = Enable DMAC	C clock	
[4]	FMI	FMI Clock Enable 0 = Disable FMI of 1 = Enable FMI of 1	clock	
		PCI Clock Enab	e Bit	100 500
		PCI[3:2]		PCI Clock Enable Control
		x C	)	Disable PCI clock
[3:2]	PCI	0 1		Disable PCI CLKRUN# protocol
		1 1		Enable PCI CLKRUN# protocol
		0 = Disable PCI of 1 = Enable PCI of 1		
[1]	Audio	Audio Controlle 0 = Disable Audio 1 = Enable Audio	clock	k Enable Bit

52

Publication Release Date: Jun. 18, 2010



## **Clock Select Register (CLKSEL)**

Register	Address	R/W	Description	Reset Value
CLKSEL	0xB000_0204	R/W	Clock Select Register	0x0000_0FFX

					117-1-1		
31	30	29	28	27	26	25	24
			RESE	RVED	(4)	~ ' U s	
23	22	21	20	19	18	17	16
			RESERVED	)	10	50 TO	MSDSEL
15	14	13	12	11	10	9	8
	MSD	SEL		ATA	ASEL	UART	T1SEL
7	6	5	4	3	2	1	0
RESE	ERVED	ACK	SEL	СКЗ	3SEL	CPUC	KSEL

Bits	Descriptions						
			MS/SD Engine Clock Source Select Bit MSDSEL[16:15]				
		MSDSEL	[16:15]	Clock Source			
		0	0	PLL0 Clock			
[16:12]	MSDSEL	0	1	PLL1 Clock			
		1	0	EXTAL15M pin			
		1	1	EXTAL15M pin (Default)			
		MSDSEL[1 Selected PL	_	urce divided from 1 to 8.			
2		ATAPI Eng	gine Clock S	ource Select Bit			
	i de	ATAPI Eng	,	ource Select Bit  Clock Source			
[11:10]	ATASEL		,				
[11:10]	ATASEL	ATA	SEL	Clock Source			
[11:10]	ATASEL	<b>ATA</b>	SEL	Clock Source PLL0 Clock			

53

Publication Release Date: Jun. 18, 2010



		UART1 CI	ock Sourc	e Select Bit	
		UART	1SEL	Clock Source	
[9:8]	UART1SEL	0	0	PLL0 Clock	
		0	1	PLL1 Clock	
		1	0	EXTAL15M pin	
		1	1	EXTAL15M pin (Default)	
		Audio Clo	ck Source	Select Bit	
		ACK	SEL	Clock Source	
[5:4]	ACKSEL	0	0	PLL0 Clock	
		0	1	PLL1 Clock	
		1	0	I2S_BITCLK pin	
		1	1	EXTAL15M pin (Default)	
		33MHz CI	ock Sourc	e Select Bit	
		CK3	3SEL	Clock Source	
[3:2]	CK33SEL	0	0	PLL0 Clock	
		0	1	PLL1 Clock	
		1	0	EXTAL15M pin	
		1	1	EXTAL15M pin (Default)	
		CPU/AME	BA Clock S	ource Select Bit	
		Default val	ue is depen	ded on power-on setting (Pin A17)	
		CPUC	KSEL	Clock Source	
		0	0	PLL0 Clock	
[1:0]	CPUCKSEL				
[1:0]	CPUCKSEL	0	1	PLL1 Clock	
[1:0]	CPUCKSEL		1 0	PLL1 Clock PLL0 /2 Clock	

54

Publication Release Date: Jun. 18, 2010



## **Clock Divider Control Register (CLKDIV)**

Register	Address	R/W	Description	Reset Value
CLKDIV	0xB000_0208	R/W	Clock Divider Control Register	0x0400_0000

				1.70,707	0.1		
31	30	29	28	27	26	25	24
RESE	RVED	ADCC	KDIV	APBC	KDIV	AHBO	KDIV
23	22	21	20	19	18	17	16
	ATA	PIDIV			UART	1DIV	
15	14	13	12	11	10	9	8
	RESI	ERVED			ACK	DIV	
7	6	5	4	3	2	1	0
	СКЗ	3DIV			CPUC	KDIV	27 (2)

Bits	Descriptions					
		ADC CLK25 Clock Divider Control Register				
		ADCCI	KDIV	Clock Frequency		
[29:28]	ADCCKDIV	0	0	AHBCLK/1		
		0	1	AHBCLK/2		
		1	0	AHBCLK/4		
		1	1	AHBCLK/8		
TO A		AMBA APB Clock Divider Control Register				
	D.	APBCI	<b>KDIV</b>	Clock Frequency		
[27:26]	APBCKDIV	0	0	Reserved		
	SEE.	0	1	AHBCLK/2		
	N 28	1	0	AHBCLK/4		
	100	1	1	AHBCLK/8		
	C. 18	AMBA AHB	Clock (A	HBCLK) Divider Control Register		
	50	AHBCI	KDIV	Clock Frequency		
[25:24]	AHBCKDIV	0	0	CPUCLK/1		
		0	1	CPUCLK/2		
		U TO	0	CPUCLK/4		
		1 1	1	CPUCLK/8		

Publication Release Date: Jun. 18, 2010



[23:20]	ATAPIDIV	ATAPI Engine Clock Source Divider Control Register  ATAPICK = ATAPI clock/(ATAPIDIV + 1)  Where (1) ATAPIDIV is 0~15  (2) ATAPI clock is the clock source output by ATAPISEL control reg.
[19:16]	UART1DIV	UART1 Clock Source Divider Control Register  UART1CK = UART1 clock/(UART1DIV +1) Where (1) UART1DIV is 0~15 (2) UART1 clock is the clock source output by UART1SEL control reg.
[11:8]	ACKDIV	Audio Clock Source Divider Control Register  Audio_CLK = ACK clock/(ACKDIV +1)  Where (1) ACKDIV is 0~15  (2) ACK clock is the clock source output by ACKSEL control register
[7:4]	CK33DIV	Clock CLK33 Source Divider Control Register  CLK33 = CK33 clock/(CK33DIV +1)  Where (1) CK33DIV is 0~15  (2) CK33 clock is the clock source output by CK33SEL control register
[3:0]	CPUCKDIV	CPU Clock Source Divider Control Register  CPUCLK = CCK clock/(CPUCKDIV +1)  Where (1) CPUCKDIV is 0~15  (2) CCK clock is the clock source output by CPUCKSEL control register

56

Publication Release Date: Jun. 18, 2010



PLL Control Register 0 (PLLCON0)

PLL Control Register 1 (PLLCON1)

Register	Address	R/W	Description	Reset Value
PLLCON0	0xB000_020C	R/W	PLL Control Register 0	0x0000_2B63
PLLCON1	0xB000_0210	R/W	PLL Control Register 1	0x0001_4F64


31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			RESERVED			1	PWDEN
15	14	13	12	11	10	9	8
FBDV							er
7	6	5	4	3	2	1	0
FBDV	ОТ	DV			INDV		

Bits	Descriptions							
[16]	PWDEN	0 = PLL	Power Down Mode Enable 0 = PLL is in normal mode (default) 1 = PLL is in power down mode					
[15:7]	FBDV		PLL VCO Output Clock Feedback Divider Feedback Divider divides the output clock from VCO of PLL.					
	A STATE	PLL Output Clock Divider						
		OTDV		Divided by				
100	. SV	0	0	1				
[6:5]	OTDV	0	1	2				
	Con To	1	0	2				
	(2) V	1	1	4				
[4:0]	INDV	PLL Input Clock Divider Input Divider divides the input reference clock into the PLL.						

57

Publication Release Date: Jun. 18, 2010





The formula of output clock of PLL is:

$$\mathsf{Fout} = \mathsf{Fin} \ * \frac{NF}{NR} * \frac{1}{NO}$$

FOUT: Output clock of Output Divider

FIN: External clock into the **Input Divider** NR : Input divider value (NR = INDV + 2)NF : Feedback divider value (NF = FBDV + 2)NO : Output divider value (NO = OTDV)

### **Example Case:**

The input clock frequency of EXTAL15M pin is 15MHz

PLL Output Frequency	200MHz	166MHz	133MHz	100MHz
PLLCON Reg.	0x0000_4F24	0x0000_4124	0x0000_22A2	0x0000_4F64

PLL Output Frequency	66MHz	169.34MHz	122.88MHz	
400 40	)	(44.1K*3840)	(48K*2560)	
PLLCON Reg.	0x0000_2B63	0x0000_4E25	0x0000_92E7	

Publication Release Date: Jun. 18, 2010



## **Power Management Control Register (PMCON)**

Register	Address	R/W	Description	Reset Value
PMCON	0xB000_0214	R/W	Power Management Control Register	0x0000_0000

					LL ACC TOTAL		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
	RESERVED						(0)~
7	6	5	4	3	2	1	0
RESERVED				RESET	MIDLE	PD	IDLE

Bits	Descriptions	
[3]	RESET	Software Reset This is a software reset control bit. Set logic 1 to generate an internal reset pulse. This bit is auto-clear to logic 0 at the end of the reset pulse.
[2]	MIDLE	Memory Controller IDLE enable Setting this bit HIGH to enable memory controller enter IDLE mode, the clock source of memory controller will be halted while ARM CORE enter IDLE mode.  1 = Memory controller will enter IDLE mode when IDLE bit is set.  0 = Memory controller still active when IDLE bit is set.
[1]	PD	Power Down Enable Setting this bit HIGH, this chip enters power saving mode. The clock source 15M crystal oscillator and PLL both will stop to generate clock. User can use nIRQ [7:0], USB Device, RTC, Keypad and external nRESET to wakeup chip. 1 = Power down mode enable 0 = Normal mode
[0]	IDLE	CPU IDLE mode Enable Setting this bit HIGH, ARM CPU Core enters power saving mode. The peripherals still working if the clock enable bit in CONSEL is set. Any nIRQ or nFIQ to ARM core will let ARM core to exit IDLE state.  1 = CPU IDLE mode enable 0 = Normal mode

59

Publication Release Date: Jun. 18, 2010



## IRQ Wakeup Control Register (IRQWAKECON)

Register	Address	R/W	Description	Reset Value
IRQWAKECON	0xB000_0218	R/W	IRQ Wakeup Control Register	0x0000_0000

					THE PARTY OF THE P		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Res	erved	0	80 0	
15	14	13	12	11	10	9	8
	IRQWAKE	EUPPOL1			IRQWAKE	UPPOLO	(0)
7	6	5	4	3	2	1	0
IRQWAKEUPEN1					IRQWAK	EUPENO	25

Bits	Descriptions	
[15:12]	IRQWAKEUPPOL1	IRQ Wakeup Polarity for nIRQ[7:4]  1 = nIRQx is high level wakeup  0 = nIRQx is low level wakeup
[11:8]	IRQWAKEUPPOLO	Wakeup Polarity for nIRQ[3:0]  1 = nIRQx is high level wakeup  0 = nIRQx is low level wakeup
[7:4]	IRQWAKEUPEN1	Wakeup Enable for nIRQ[7:4]  1 = nIRQx wakeup enable 0 = nIRQx wakeup disable
[3:0]	IRQWAKEUPENO	Wakeup Enable for nIRQ[3:0]  1 = nIRQx wakeup enable 0 = nIRQx wakeup disable

Publication Release Date: Jun. 18, 2010



# IRQ Wakeup Flag Register (IRQWAKEFLAG)

Register	Address	R/W	Description	Reset Value
IRQWAKEFLAG	0xB000_021C	R/W	IRQ Wakeup Flag Register	0x0000_0000

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
			RESE	RVED			162		
7	6	5	4	3	2	1	0		
	IRQWAKEFLAG								

Bits	Descriptions	
		Wakeup Flag for nI RQ[7:0]
[7:0]	IRQWAKEFLAG	After power down wakeup, software should check these flags to identify which IRQ is used to wakeup the system. And clear the flags in IRQ interrupt service routine.  1 = CPU is wakeup by nIRQx 0 = not wakeup

61

Publication Release Date: Jun. 18, 2010



### **IP Software Reset Register (IPSRST)**

Register	Address	R/W	Description	Reset Value
IPSRST	0xB000_0220	W	IP Software Reset Register	0x0000_0000

					1111-1111111111111111111111111111111111		
31	30	29	28	27	26	25	24
Reserve d	12C	USI	ADC	Rese	erved	KPI	PS2
23	22	21	20	19	18	17	16
	Rese	rved		TIMER	PWM	Reserved	
15	14	13	12	11	10	9	8
	Rese	rved		UART	Reserved	USBH	USBD
7	6	5	4	3	2	1	0
EMC	ATAPI	DMAC	FMI	GDMA	PCI	Audio	Reserved

Bits	Descriptions	
[30]	12C	I2C Interface Software Reset Control Bit  0 = write 0 is no action for both I2C0 and I2C1  1 = write 1 , a reset pulse is generated to reset both I2C0 and I2C1, and  This bit will be auto clear to zero.
[29]	USI	USI Software Reset Control Bit  0 = write 0 is no action for USI  1 = write 1 , a reset pulse is generated to reset USI, and This bit will be auto clear to zero.
[28]	ADC	ADC Software Reset Control Bit 0 = write 0 is no action for ADC Controller 1 = write 1, a reset pulse is generated to reset ADC Controller, and This bit will be auto clear to zero.
[25]	КРІ	Keypad Software Reset Control Bit 0 = write 0 is no action for Keypad Controller 1 = write 1 , a reset pulse is generated to reset Keypad Controller, and This bit will be auto clear to zero.
[24]	PS2	PS2 Software Reset Control Bit 0 = write 0 is no action for PS2 Controller 1 = write 1, a reset pulse is generated to reset PS2 Controller, and This bit will be auto clear to zero.

Publication Release Date: Jun. 18, 2010 Revision: A3



[19]	TIMER	Timer Software Reset Control Bit 0 = write 0 is no action for all of TIMERs and WDT 1 = write 1, a reset pulse is generated to reset all of TIMERs and WDT, and This bit will be auto clear to zero.
[18]	PWM	PWM Software Reset Control Bit  0 = write 0 is no action for PWM Controller  1 = write 1 , a reset pulse is generated to reset PWM Controller, and This bit will be auto clear to zero.
[11]	UART	UART Software Reset Control Bit 0 = write 0 is no action for all of UARTs 1 = write 1, a reset pulse is generated to reset all of UARTs, and This bit will be auto clear to zero.
[9]	USBH	USB Software Reset Control Bit 0 = write 0 is no action for USB Host Controller 1 = write 1, a reset pulse is generated to reset USB Host Controller, and This bit will be auto clear to zero.
[8]	USBD	USB Device Software Reset Control Bit 0 = write 0 is no action for USB Device Controller 1 = write 1, a reset pulse is generated to reset USB Device Controller, and This bit will be auto clear to zero.
[7]	ЕМС	EMC Software Reset Control Bit 0 = write 0 is no action for EMC Controller 1 = write 1, a reset pulse is generated to reset EMC Controller, and This bit will be auto clear to zero.
[6]	АТАРІ	ATAPI Software Reset Control Bit 0 = write 0 is no action for ATAPI Host Controller 1 = write 1, a reset pulse is generated to reset ATAPI Host Controller, and This bit will be auto clear to zero.
[5]	DMAC	DMAC Software Reset Control Bit  0 = write 0 is no action for DMA Controller  1 = write 1 , a reset pulse is generated to reset DMA Controller, and This bit will be auto clear to zero.
[4]	FMI	FMI Software Reset Control Bit  0 = write 0 is no action for FMI Controller  1 = write 1 , a reset pulse is generated to reset FMI Controller, and This bit will be auto clear to zero.
[3]	GDMA	GDMA Software Reset Control Bit  0 = write 0 is no action for GDMA Controller  1 = write 1 , a reset pulse is generated to reset GDMA Controller, and This bit will be auto clear to zero.
[2]	PCI	PCI Software Reset Control Bit 0 = write 0 is no action for PCI Controller 1 = write 1, a reset pulse is generated to reset PCI Controller, and This bit will be auto clear to zero.

Publication Release Date: Jun. 18, 2010



[1]	Audio	Audio Controller Software Reset Control Bit  0 = write 0 is no action for Audio Controller  1 = write 1, a reset pulse is generated to reset Audio Controller, and This bit will be auto clear to zero.
-----	-------	---

64

Publication Release Date: Jun. 18, 2010



### **Clock Enable 1 Register (CLKEN1)**

Register	Address	R/W	Description	Reset Value
CLKEN1	0xB000_0224	R/W	Clock Enable Register	0x0000_0000

					1000				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved			C(S)		
7	6	5	4	3	2	1	О		
	Reserved				RMII	SD	MS		

Bits	Descriptions	
[2]	RMII	RMII Clock Enable Bit 0 = Disable RMII clock 1 = Enable RMII clock
[1]	SD	SD Clock Enable Bit 0 = Disable SD clock 1 = Enable SD clock
[0]	MS	MS Clock Enable Bit 0 = Disable MS clock 1 = Enable MS clock

65

Publication Release Date: Jun. 18, 2010



## **Clock Divider Control 1 Register (CLKDIV1)**

Register	Address	R/W	Description	Reset Value
CLKDIV1	0xB000_0228	R/W	Clock Divider Control 1 Register	0x0000_0000

					1231 1							
31	30	29	28	27	26	25	24					
RESERVED												
23	22	21	20	19	18	17	16					
	RESERVED											
15	14	13	12	11	10	9	8					
			SD_	DIV		Ü	070					
7	7 6 5 4 3 2 1 0											
	MS_DIV											

Bits	Descriptions	
[15:8]	SD_DIV	SD divider SD_CLK = Source Clock/(SD_DIV +1) Where Source Clock selection is controlled by MSDSEL of register CLKSEL.
[7:0]	MS_DIV	MS divider MS_CLK = Source Clock/(MS_DIV +1) Where Source Clock selection is controlled by MSDSEL of register CLKSEL.

66

Publication Release Date: Jun. 18, 2010



### 6.4 External Bus Interface

### 6.4.1 Overview

This chip supports External Bus Interface (**EBI**), which controls the access to the external memory (ROM/FLASH, SDRAM) and External I/O devices. The **EBI** has chip select signals to select one ROM/FLASH bank, two SDRAM banks, and five External I/O banks with 25-bit address bus. It supports 8-bit, 16-bit, and 32-bit external data bus width for each bank.

The EBI has the following functions:

- SDRAM controller
- EBI control register
- ROM/FLASH interface
- External I/O interface

## 6.4.2 Functional Description

### 6.4.2.1 SDRAM Controller

The SDRAM controller module contains configuration registers viming control registers common control register and other logic to provide 8, 16 and 32-bit SDRAM interface with a single 8, 16 and 32-bit SDRAM device or two 8-bit devices wired to give a 16-bit data path or two 16-bit devices wired to give a 32-bit data path.

The SDRAM controller has the following features:

- Supports up to 2 external SDRAM devices
- Maximum size of each device is 128M bytes
- 8, 16 and 32-bit data interface
- Programmable CAS Latency: 1, 2 and 3
- Fixed Burst Length: 1
- Sequential burst type
- Write Burst Length mode is Burst
- Auto Refresh Mode and Self Refresh Mode
- Adjustable Refresh Rate
- Power up sequence

Publication Release Date: Jun. 18, 2010



# 6.4.2.2 SDRAM Components Supported

таble: SDRAM Components supported

Size	Туре	Banks	Row Addressing	Column Addressing
468413	2Mx8	2	RA0~RA10	CA0~CA8
16M bits	1Mx16	2	RA0~RA10	CA0~CA7
	8Mx8	4	RA0~RA11	CA0~CA8
64M bits	4Mx16	4	RA0~RA11	CA0~CA7
	2Mx32	4	RA0~RA10	CA0~CA7
	16Mx8	4	RA0~RA11	CA0~CA9
128M bits	8Mx16	4	RA0~RA11	CA0~CA8
	4Mx32	4	RA0~RA11	CA0~CA7
256413	32Mx8	4	RA0~RA12	CA0~CA9
256M bits	16Mx16	4	RA0~RA12	CA0~CA8
E12M bit-	64Mx8	4	RA0~RA12	CA0~CA9,CA11
512M bits	32Mx16	4	RA0~RA12	CA0~CA9

68

Publication Release Date: Jun. 18, 2010



#### **AHB Bus Address Mapping to SDRAM Bus** 6.4.2.3

Note: \* indicates the signal is not used; \*\* indicates the signal is fixed at logic 0 and is not used;

The HADDR prefixes have been omitted on the following tables.

MA14 ~ MA0 are the Address pins of the EBI interface;

MA14 and MA13 are also the bank selected signals of SDRAM.

### SDRAM Data Bus Width: 32-bit

Total	Туре	RxC	R/C	MA14 (BS1)	MA13 (BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	11	**	11*	22	21	20	19	18	17	16	15	14	13	12
			С	**	11	**	11*	AP	25*	10	9	8	7	6	5	4	3	2
16M	1Mx16	11x8	R	**	10	**	10*	11	21	20	19	18	17	16	15	14	13	12
			С	**	10	**	10*	AP	25*	10*	9	8	7	6	5	4	3	2
64M	8Mx8	12x9	R	11	12	11*	23	22	21	20	19	18	17	16	15	14	13	24
			С	11	12	11*	23*	AP	25*	10	9	8	7	6	5	4	3	2
64M	4Mx16	12x8	R	11	10	11*	23	22	21	20	19	18	17	16	15	14	13	12
			С	11	10	11*	23*	AP	25*	24*	9	8	7	6	5	4	3	2
64M	2Mx32	11x8	R	11	10	11*	23*	22	21	20	19	18	17	16	15	14	13	12
			С	11	10	11*	23*	AP	25*	24*	9	8	7	6	5	4	3	2
128M*	16Mx8	12×10	R	11	12	11*	23	22	21	20	19	18	17	16	15	14	13	24
			С	11	12	11*	23*	AP	25	10	9	8	7	6	5	4	3	2
128M	8Mx16	12x9	R	11	12	11*	23	22	21	20	19	18	17	16	15	14	13	24
			С	11	12	11*	23*	AP	25*	10	9	8	7	6	5	4	3	2
128M	4Mx32	12x8	R	11	10	11*	23	22	21	20	19	18	17	16	15	14	13	12
			С	11	10	11*	23*	AP	25*	10*	9	8	7	6	5	4	3	2
256M*	32Mx8	13×10	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
			С	11	12	24*	23*	AP	26	10	9	8	7	6	5	4	3	2
256M*	16Mx16	13x9	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
120			С	11	12	24*	23*	AP	26*	10	9	8	7	6	5	4	3	2
512M*	64Mx8	13x11	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
	A		С	11	12	24*	27	AP	26	10	9	8	7	6	5	4	3	2
512M*	32Mx16	13×10	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
	1200		С	11	12	24*	23*	AP	26	10	9	8	7	6	5	4	3	2

69

Publication Release Date: Jun. 18, 2010



### SDRAM Data Bus Width: 16-bit

					O DIL													
Total	Туре	RxC	R/C	MA14 (BS1)	MA13 (BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	10	**	10*	21	20	19	18	17	16	15	14	13	12	11
			С	**	10	**	10*	AP	24*	9	8	7	6	5	4	3	2	1
16M	1Mx16	11x8	R	**	9	**	9*	10	20	19	18	17	16	15	14	13	12	11
			С	**	9	**	9*	AP	24*	9*	8	7	6	5	4	3	2	1
64M	8Mx8	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2	1
64M	4Mx16	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2	1
64M	2Mx32	11x8	R	10	9	10*	22*	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2	1
128M	16Mx8	12×10	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24	9	8	7	6	5	4	3	2	1
128M	8Mx16	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2	1
128M	4Mx32	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	9*	8	7	6	5	4	3	2	1
256M*	32Mx8	13×10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25	9	8	7	6	5	4	3	2	1
256M	16Mx16	13x9	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25*	9	8	7	6	5	4	3	2	1
512M	64Mx8	13x11	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	26	AP	25	9	8	7	6	5	4	3	2	1
512M	32Mx16	13x10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25	9	8	7	6	5	4	3	2	1

70

Publication Release Date: Jun. 18, 2010



**SDRAM Data Bus Width: 8-bit** 

				MA14	MA13				197.30	7 A. 1								
Total	Туре	RxC	R/C	(BS1)	(BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	9	**	9*	20	19	18	17	16	15	14	13	12	11	10
			С	**	9	**	9*	AP	23*	8	7	6	5	4	3	2	1	0
16M	1Mx16	11x8	R	**	8	**	8*	9	19	18	17	16	15	14	13	12	11	10
			С	**	8	**	8*	AP	23*	8*	7	6	5	4	3	2	1	0
64M	8Mx8	12x9	R	9	10	9*	21	20	19	18	17	16	15	14	13	12	11	22
			С	9	10	9*	21*	AP	23*	8	7	6	5	4	3	2	1	1
64M	4Mx16	12x8	R	9	8	9*	21	20	19	18	17	16	15	14	13	12	11	10
			С	9	8	9*	21*	AP	23*	22*	7	6	5	4	3	2	1	0
64M	2Mx32	11x8	R	9	8	9*	21*	20	19	18	17	16	15	14	13	12	11	10
			С	9	8	9*	21*	AP	23*	22*	7	6	5	4	3	2	1	0
128M	16Mx8	12x10	R	9	10	9*	21	20	19	18	17	16	15	14	13	12	11	22
			С	9	10	9*	21*	AP	23	8	7	6	5	4	3	2	1	0
128M	8Mx16	12x9	R	9	10	9*	21	20	19	18	17	16	15	14	13	12	11	22
			С	9	10	9*	21*	AP	23*	8	7	6	5	4	3	2	1	0
128M	4Mx32	12x8	R	9	8	9*	21	20	19	18	17	16	15	14	13	12	11	10
			С	9	8	9*	21*	AP	23*	8*	7	6	5	4	3	2	1	0
256M	32Mx8	13x10	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	21*	AP	24	8	7	6	5	4	3	2	1	0
256M	16Mx16	13x9	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	21*	AP	24*	8	7	6	5	4	3	2	1	0
512M	64Mx8	13x11	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	25	AP	24	8	7	6	5	4	3	2	1	0
512M	32Mx16	13x10	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	21*	AP	24	8	7	6	5	4	3	2	1	0
		•					·	·								·		·

71

Publication Release Date: Jun. 18, 2010



#### **SDRAM Power-Up Sequence** 6.4.2.4

The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. This chip supports the function of Power-Up Sequence, that is, after system power on, the SDRAM Controller automatically executes the commands needed for Power-Up sequence and set the mode register of each bank to default value. The default value is:

- Burst Length = 1
- Burst Type = Sequential (fixed)
- CAS Latency = 2
- Write Burst Length = Burst (fixed)

The value of mode register can be changed after power up sequence by setting the value of corresponding bank's configuration register "LENGTH" and "LATENCY" bits and set the MRSET bit enable to execute the Mode Register Set command.

### 6.4.3 **EBI Register Mapping**

Register	Offset	R/W	Description	Reset Value						
(EBI_BA=0xB000_1000)										
EBICON	0xB000_1000	R/W	EBI control register	0x0001_0001						
ROMCON	0xB000_1004	R/W	ROM/FLASH control register	0x0000_0FFX						
SDCONF0	0xB000_1008	R/W	SDRAM bank 0 configuration register	0x0000_0800						
SDCONF1	0xB000_100C	R/W	SDRAM bank 1 configuration register	0x0000_0800						
SDTIMEO	0xB000_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000						
SDTIME1	0xB000_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000						
EXTOCON	0xB000_1018	R/W	External I/O 0 control register	0x0000_0000						
EXT1CON	0xB000_101C	R/W	External I/O 1 control register	0x0000_0000						
EXT2CON	0xB000_1020	R/W	External I/O 2 control register	0x0000_0000						
EXT3CON	0xB000_1024	R/W	External I/O 3 control register	0x0000_0000						
EXT4CON	0xB000_1028	R/W	External I/O 4 control register	0x0000_0000						
CKSKEW	0xB000_102C	R/W	Clock skew control register (for testing)	0xXXXX_0048						

72

Publication Release Date: Jun. 18, 2010



# 6.4.4 EBI Register Details

## **EBI Control Register (EBICON)**

Register	Address	R/W	Description	Reset Value
EBICON	0xB000_1000	R/W	EBI Control Register	0x0001_0001

31	30	29	28	27	26	25	24
	Reserved		EXBE4	EXBE3	EXBE2	EXBE1	EXBEO
23	22	21	20	19	18	17	16
0	0	0	0	0	REFEN	REFMOD	CLKEN
15	14	13	12	11	10	9	8
			RAT		- 29	1 (0)	
7	6	5	4	3	2	1	0
REFRAT					WA	ITVT	LITTLE

Bits	Descriptio	ns							
		EXBE4: E	EXBE4: External IO Bank 4 Byte Enable						
		EXBE4	Description						
[28]	EXBE4	0	o nWBE[3:0] pin is byte write strobe signal						
	1	nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM							
-AK-		EXBE3: E	xternal IO Bank 3 Byte Enable						
7	5-	EXBE3	Description						
[27]	[27] <b>EXBE3</b>	O nWBE[3:0] pin is byte write strobe signal							
		1	nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM						
- 3	100 600	EXBE2: E	xternal IO Bank 2 Byte Enable						
	500	EXBE2	Description						
[26]	EXBE	0	nWBE[3:0] pin is byte write strobe signal						
[-0]	W.	3 4	nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM						
		120							

73

Publication Release Date: Jun. 18, 2010



		2.5000					
		EXBE1: External IO Bank 1 Byte Enable					
		EXBE1 Description					
[25]	EXBE1	o nWBE[3:0] pin is byte write strobe signal					
		nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM					
		EXBEO: External IO Bank 0 Byte Enable					
		EXBEO Description					
[24]	[24] <b>EXBEO</b>	o nWBE[3:0] pin is byte write strobe signal					
		nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM					
[23:19]	"0"	Default value is "0"					
[18]	REFEN	Enable SDRAM refresh cycle for SDRAM bank0 & bank1 This bit set will start the auto-refresh cycle to SDRAM. The refresh rate is according to REFRAT bits.					
[17]	REFMOD	The refresh mode of SDRAM for SDRAM bank Defines the refresh mode type of external SDRAM bank 0 = Auto refresh mode 1 = Self refresh mode					
[16]	CLKEN	Clock enable for SDRAM Enables the SDRAM clock enable (CKE) control signal 0 = Disable (power down mode) 1 = Enable (Default)					
[15:3]	REFRAT	Refresh count value for SDRAM   The refresh period is calculated as $period = \frac{value}{fMCLK}$ The SDRAM Controller automatically provides an auto refresh cycle for every refresh period programmed into the REFRAT bits when the REFEN bit of each bank is set.					
[2:1]	WAITVT	Valid time of nWAIT signal This bit recognizes the nEWAIT signal at the next "nth" MCLK rising edge afte the nOE or nWBE active cycle. WAITVT bits determine the n.  WAITVT [2:1] nth MCLK  0 0 1 0 1 2 1 0 3 1 1 4					
[0]	LITTLE	Little Endian mode This bit always set to a logic 1 (Read Only)					

Publication Release Date: Jun. 18, 2010 Revision: A3



#### **ROM/Flash Control Register (ROMCON)**

Register	Address	R/W	Description	Reset Value
ROMCON	0xB000_1004	R/W	ROM/FLASH Control Register	0x0000_0FFX

				~///	A 60		
31	30	29	28	27	26	25	24
			BAS	ADDR	105 4		
23	22	21	20	19	18	17	16
		BASADDR			SIZE		
15	14	13	12	11	10	9	8
SIZE		Reserved			tF	A	7
7	6	5	4	3	2	1	0
	tA	CC		BTS	SIZE	PGM	IODE

Bits	Descriptions								
[31:19]	BASADDR	Base Address Pointer of ROM/Flash Bank The start address is calculated as ROM/Flash bank base pointer << 18. The base address pointer together with the "SIZE" bits constitutes the whole address range of each bank.							
		Size of	ROM/FL	ASH Mem	ory				
			SIZE	[18:15]		Byte			
		0	0	0	0	256K			
		0	0	1	0	512K			
		0	1	0	0	1M			
200		0	1	1	0	2M			
		1	0	0	0	4M			
[10.15]	CLZE	1	0	1	0	8M			
[18:15]	SIZE	1	1	0	0	16M			
100	437	1	1	1	0	32M			
16	Str. L	0	0	0	1	64M			
	GY A	0	0	1	1	128M			
	(C)	0	1	0	1	256M*			
	THE STATE OF THE S	20	C	thers		Reserved			
		*256M-	Byte set	ting is only	for 8-bit an	d 16-bit width ROM			
	The state of the s	70							

75

Publication Release Date: Jun. 18, 2010




		Page N	Mode A	ccess (	Cycle T	ime					
				[11:8]	B	MCL K		tPA[	[11:8]		MCL K
		0	0	0	0	1	<u>\$\dag{2}\dag{1}</u>	0	0	0	10
		0	0	0	1	2	3/12	0	0	1	12
[11:8]	tPA	0	0	1	0	3	1 3	0	1	0	14
		0	0	1	1	4	1	0	1	1	16
		0	1	0	0	5	166	1	0	0	18
		0	1	0	1	6	41/	(1)	0	1	20
		0	1	1	0	7	1	7.1Y	1	0	22
		0	1	1	1	8	1	1	1	1	24
		Access						160	7		
				C[7:4]		MCLK			C[7:4]	600	MCLK
		0	0	0	0	3	1	0	0	0	10
		0	0	0	1	3	1	0	0	1	12
[7:4]	tACC	0	0	1	0	3	1	0	1	0	14
		0	0	1	1	4	1	0	1	1	16
		0	1 1	0	0	5 6	1	1	0	0	18 20
		0	1	1	0	7	1	1	1	0	22
		0	1	1	1	8	1	1	1	1	24
[3:2]	BTSIZE	This RO its star setting	OM/Flast address when be stated address to the stated address to t	h bank ess. The pooting f	is desig e exteri		ous wid		/idth  bit  bit		determine power-on
100	730	Page N	Mode C	onfigu	ration						
1	STYLE STORY	Р	GMOD	E [1:0]				Мо			
[1.0]	DOMODE	0		0				Norma			
[1:0]	PGMODE	0		1		4 word page					
	SIL	1		0				8 word			
	~ /3			1		16 word page					


76

Publication Release Date: Jun. 18, 2010





**ROM/FLASH Read Operation Timing** 



**ROM/FLASH Page Read Operation Timing** 

77

Publication Release Date: Jun. 18, 2010



#### **SDRAM Configuration Register (SDCONF0/1)**

The configuration registers enable software to set a number of operating parameters for the SDRAM controller. There are two configuration registers SDCONF0 and SDCONF1 for SDRAM bank 0 and bank 1 respectively. Each bank can have a different configuration.

Register	Address	R/W	Description	Reset Value
SDCONF0	0xB000_1008	R/W	SDRAM Bank 0 Configuration Register	0x0000_0800
SDCONF1	0xB000_100C	R/W	SDRAM Bank 1 Configuration Register	0x0000_0800

					701		
31	30	29	28	27	26	25	24
			BASA	DDR	0	0 6	27.7
23	22	21	20	19	18	17	16
	В	ASADDR				RESERVED	->>
15	14	13	12	11	10	9	8
MRSET	RESERVED	AUTOPR	AUTOPR LATENCY		RESERVED		
7	6	5	4	3	2	1	0
СОМРВК	DBWD		CO	LUMN		SIZE	9

Bits	Descriptions								
[31:19]	BASADDR	The start ac SDRAM bas	Base Address Pointer of SDRAM Bank 0/1 The start address is calculated as SDRAM bank 0/1 base pointer << 18. The SDRAM base address pointer together with the "SIZE" bits constitutes the whole address range of each SDRAM bank.						
[15]	MRSET		SDRAM Mode Register Set Command for SDRAM Bank 0/1 This bit set will issue a mode register set command to SDRAM.						
[13]	AUTOPR	Auto Pre-charge Mode of SDRAM for SDRAM Bank 0/1 Enable the auto pre-charge function of external SDRAM bank 0/1 0 = Auto pre-charge 1 = No auto pre-charge							
	机			DRAM Bank 0/1 of external SDRAM ban	<u>k</u> 0/1				
	O X X	LATENCY	' [12:11]	MCLK					
[12:11]	LATENCY	0	0	1					
[12.11]	EATEROT	0	1	2					
	570 (	0 1	0	3					
	15 (10)	<u></u>	1	REVERSED					

78

Publication Release Date: Jun. 18, 2010



					LANGE CO.					
[7]	сомрвк	Indicate bank 0/0 = 2 b	Number of Component Bank in SDRAM Bank 0/1 Indicates the number of component bank (2 or 4 banks) in external SDRAM bank 0/1. 0 = 2 banks 1 = 4 banks							
		Indicate	es the D = 0	extern	r SDRAM Bank 0/1 al data bus width connect wi assigned SDRAM access signa					
F.C. E.1		DB\	ND [	6:5]	Bits	6 °Cs.				
[6:5]	DBWD	0		0	Bank disable	SAL				
		0		1	8-bit (byte)	20 O.				
		1		0	16-bit (half-word)					
		1		1	32-bit (word)	237.0				
[4:3]	COLUMN	Indicate	es the		Bits  8  9  10  11					
		Size of Indicate			nk 0/1 ry size of external SDRAM ba	ank 0/1				
		SI	ZE [2	2:0]	Size of SDRAM (Byte)					
	200	0	0	0	Bank disable					
		0	0	1	2M					
[2:0]	2:0] <b>SIZE</b>	0	1	0	4M					
Y		0	1	1	8M					
	100 All	1	0	0	16M					
	Con P	1	0	1	32M					
	0	1	1	0	64M					
		1	1	1	128M					

79

Publication Release Date: Jun. 18, 2010



#### **SDRAM Timing Control Register (SDTIME0/1)**

Register	Address	R/W	Description	Reset Value
SDTIME0	0xB000_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000
SDTIME1	0xB000_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000

31	30	29	28	27	26	25	24			
			erved	Co	V))					
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
		Reserved				tRCD	2)/			
7	6	5	4	3	2	1	0			
tR	DL tRP				tRAS					

Bits	Description	ns									
		SDRAM	SDRAM Bank 0/1, /RAS to /CAS Delay								
		tR	CD [10	[8:0	MCLK						
		0	0	0	1						
		0	0	1	2						
		0	1	0	3						
[10:8]	tRCD	0	1	1	4						
		1	0	0	5						
		1	0	1	6						
		1	1	0	7						
		1	1	1	8						
Sall S	- She	SDRAN	/I Bank	0/1, La	st Data in to Pre-charge	Command					
	2 3	tF	DL [7:	6]	MCLK						
	(1) - 17 m	0		0	1						
[7:6]	tRDL	0		1	2						
	0	1		0	3						
	20	201		1	4						

80

Publication Release Date: Jun. 18, 2010



		SDRAN	/I Bank	0/1, R	low Pre-charge Time	
		tl	RP [5:3	3]	MCLK	
		0	0	0	1	
		0	0	1	2	
		0	1	0	3	
[5:3]	tRP	0	1	1	4 3	
		1	0	0	5	$\langle \gamma \rangle_{\wedge}$
		1	0	1	6	*(S <sub>b</sub>
		1	1	0	7	0 6
		1	1	1	8	25 0
		SDRAN	/I Bank	0/1, R	low Active Time	
		tR	RAS [2:	0]	MCLK	
		0	0	0	1	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
		0	0	1	2	25
		0	1	0	3	
[2:0]	tRAS	0	1	1	4	
		1	0	0	5	
		1	0	1	6	
		1	1	0	7	
		1	1	1	8	

81

Publication Release Date: Jun. 18, 2010




Fig. Access timing 1 of SDRAM




Fig. Access timing 2 of SDRAM

82

Publication Release Date: Jun. 18, 2010



### External I/O Control Registers (EXTOCON – EXT4CON)

Register	Address	R/W	Description	Reset Value
EXT0CON	0xB000_1018	R/W	External I/O 0 control register	0x0000_0000
EXT1CON	0xB000_101C	R/W	External I/O 1 control register	0x0000_0000
EXT2CON	0xB000_1020	R/W	External I/O 2 control register	0x0000_0000
EXT3CON	0xB000_1024	R/W	External I/O 3 control register	0x0000_0000
EXT4CON	0xB000_1028	R/W	External I/O 4 control register	0x0000_0000

31	30	29	28	27	26	25	24				
				10h							
23	22	21	20	19	18	17	16				
		BASADDR			SIZE						
15	14	13	12	11	10	9	8				
ADRS		tA	СС			tCOH	5				
7	6	5	4	3	2	1	0				
	tACS			tCOS	DBWD						

Bits	Descriptions												
[31:19]	BASADDR	The sta	se Address Pointer of External I/O Bank 0~4 e start address of each external I/O bank is calculated as "BASADDR" base nter << 18. Each external I/O bank base address pointer together with the ZE" bits constitutes the whole address range of each external I/O bank.										
3/67		The Siz	ze of th	ne Exte	rnal I/O Bank 0~4	4							
200		SIZ	E [18:	16]	Byte								
	Alex Oliv	0	0	0	256K								
(1) A		0	0	1	512K								
X(2)	- SV	0	1	0	1M								
[18:16]	SIZE	0	1	1	2M								
	CS TO	1	0	0	4M								
	000	1	0	1	8M								
	2/2	2/1	1	0	16M								
		1	1	1	32M								
	9	30	12										

83

Publication Release Date: Jun. 18, 2010



[15]	ADRS		DRS is	set, EE		External I / s alignment to			format	, and ig	jnores
		Access	Cycles	s (nOE	or nS	WE active ti	me) fo	r Exte	rnal I/	O Ban	k 0~4
			tACC[	14:11]	]	MCLK	37	tACC[	14:11]		MCLK
		0	0	0	0	Reversed	1	0	0	0	9
		0	0	0	1	1	1	0	0	1	11
[14:11]	tACC	0	0	1	0	2	221	0	1	0	13
		0	0	1	1	3	(1)	0	1	1	15
		0	1 1	0	0	<u>4</u> 5	1	1 1	0	0	17 19
		0	1	1	0	6	1	(1)	1	0	21
		0	1	1	1	7	1	1/	1(	) 1	23
		Chip Se	electio	n Hold	-On Tir	ne on nOE o	r nWBl	E for E	xterna	I I / O E	Bank 0~4
			)H [10			MCLK			7	7.6	
			0	0	0						
		0	0	1		1					
540 O	540.03	0	1	0		2					
[10:8]	tCOH	0	1	1		3					
		1	0	0		4					
		1	0	1		5					
		1	1	0		6					
		1	1	1		7					
300		Addres	s Set-	up Befo	ore nE	CS for Exterr	nal I/O	bank	0~4		
		tA	CS [7:	5]		MCLK					
2		0	0	0		0					
	P	0	0	1		1					
	7312	0	1	0		2					
[7:5]	tACS	0	1	1		3					
	3/ Az	1	0	0		4					
	(G. C)	1	0	1		5					
	572	1	1	0		6					
	8	/1_	1	1		7					

84

Publication Release Date: Jun. 18, 2010



		When th	e bank	is cor		nWBE for External I/O Bank 0~4 o its bank stretches chip selection time
		tCOS [4:2]			MCLK	8
		0	0	0	0	×
		0	0	1	1	100
[4:2]	tCOS	0	1	0	2	
		0	1	1	3	(D) V0
		1	0	0	4	Se Sh
		1	0	1	5	
		1	1	0	6	200
		1	1	1	7	43, 73,
		Prograi	nmabl	e Dat	a Bus Width for Ex	ernal I/O Bank 0~4
		DBW	D [1:0]	V	Vidth of Data Bus	SYL
		0	0		Disable bus	7
[1:0]	DBWD	0	1		8-bit	
		1	0		16-bit	
		1	1		32-bit	

Publication Release Date: Jun. 18, 2010 Revision: A3

85






Fig. External I/O Write operation timing




Fig. External I/O Read operation timing

86

Publication Release Date: Jun. 18, 2010



#### **Clock Skew Control Register (CKSKEW)**

Register	Address	R/W	Description	Reset Value
CKSKEW	0xB000_102C	R/W	Clock Skew Control Register	0xXXXX_0048

31	30	29	28	27	26	25	24					
			Rese	rved	12 July							
23	22	21	20	19	18	17	16					
	Reserved											
15	14	13	12	11	10	9	8					
			Rese	rved	1	5 n /L	N.					
7	6	5	4	3	2	1	0					
	DLH_CL	K_SKEW		MCLK_O_D								

Bits	Descriptions										
		Data	Latch (	Clock S	kew A	djustmer	nt		2/2	266	
		DLH	I_CLK_	SKEW	[7:4]	Gate Delay	DLH,	_CLK_	SKEW[	7:4]	Gate Delay
		0	0	0	0	P-0	1	0	0	0	N-0
		0	0	0	1	P-1	1	0	0	1	N-1
		0	0	1	0	P-2	1	0	1	0	N-2
		0	0	1	1	P-3	1	0	1	1	N-3
[7:4]	DLH_CLK_SKEW	0	1	0	0	P-4	1	1	0	0	N-4
		0	1	0	1	P-5	1	1	0	1	N-5
		0	1	1	0	P-6	1	1	1	0	N-6
		0	1	1	1	P-7	1	1	1	1	N-7
老人			positive	e edge;		ed Clock s			,	•	
2/1				e edge					,	•	

87

Publication Release Date: Jun. 18, 2010



		MCLK	Outpu	ıt Dela	y Adju	ıstment					
		MC	CLK_O	_D [3:0	0]	Gate Delay	M	CLK_O	_D [3:0	0]	Gate Delay
		0	0	0	0	P-0	1	0	0	0	N-0
		0	0	0	1	P-1	1	0	0	1	N-1
		0	0	1	0	P-2	1	0	1	0	N-2
		0	0	1	1	P-3	17	0	1	1	N-3
[3:0]	MCLK_O_D	0	1	0	0	P-4	100	11	0	0	N-4
		0	1	0	1	P-5	(1)	10	0	1	N-5
		0	1	1	0	P-6	1	21 9	71	0	N-6
		0	1	1	1	P-7	1	M -	20	1	N-1 N-2 N-3 N-4 N-5 N-6 N-7
		N-x m	eans M	CLKO s	hift "X	" gates del " gates del 1CLKO, wh	ay by	refer H	CLK ne	gative	edge.

88

Publication Release Date: Jun. 18, 2010



#### 6.5 PCI Bus Interface

This PCI Bus Interface Controller supports a bus translation between PCI interface and AHB Bus. The maximum PCI external masters are up to three sets. This controller also has a built-in internal PCI arbiter to decide which master can grant the PCI bus. This controller decodes PCI address space 2G bytes (0x0000\_0000 to 0x7FFF\_FFFF) and translates to AHB bus cycles, and decodes AHB address (0xC000\_0000 to 0xDFFF\_FFFF) to PCI interface with Memory access cycles and (0xE000\_0000 to 0xFFFE\_FFFF) to PCI interface with IO access cycles

#### **Address Mapping Space** 6.5.1

Mapping to PCI Interface for CPU and GDMA

OxFFFE_FFFF		(O)
	I/O Space : 512 Mbytes - 64K	
0xE000_0000		(4
OxDFFF_FFFF		
	Memory Space : 512 Mbytes	
0xC000_0000		

Mapping to AHB Interface for External PCI Masters

0x7FFF_FFFF	
I	Space: 2G bytes
0x0000_0000	

#### 6.5.2 **Supported PCI Command**

C/BE [3:0]	Command	As a Master	As a Slave
0000	Interrupt Acknowledge	No	Ignored
0001	Special Cycle	No	Ignored
0010	I/O Read	Yes	No
0011	I/O Write	Yes	No
0100	Reserved		
0101	Reserved		
0110	Memory Read	Yes	Yes
0111	Memory Write	Yes	Yes
1000	Reserved		
1001	Reserved		
1010	Configuration Read	Yes	No
1011	Configuration Write	Yes	No
1100	Memory Read Multiple	Yes	Yes
1101	Dual Address Cycle	No	Ignored
1110	Memory Read Line	Yes	Yes
1111	Memory Write and Invalidate	Yes	Yes

89

Publication Release Date: Jun. 18, 2010



# 6.5.3 PCI Control Registers Map

Register	Address	R/W	Description	Result Value
PCI_BA = 0xB	000_2000		Wo X x	
PCICTR	0xB000_2000	R/W	PCI Control Register	0x0000_0000
PCISTR	0xB000_2004	R/W	PCI Status Register	0x0000_0100
PCILATIMER	0xB000_2008	R/W	PCI Latency Timer Register	0x0000_0080
PCIINTEN	0xB000_2010	R/W	PCI Interrupt Enable Register	0x0000_0000
PCIINT	0xB000_2014	R	PCI Interrupt Flag Register	0x0000_0000
CFGADDR	0xB000_2020	R/W	Configuration Address Register	0x0000_0000
CFGDATA	0xB000_2024	R/W	Configuration Data Register	
PCIARB	0xB000_204C	R/W	PCI Arbitration Register	0x0000_0000

90

Publication Release Date: Jun. 18, 2010



# **PCI Control Register (PCICTR)**

Register	Address	R/W	Description	Result Value
PCICTR	0xB000_2000	R/W	PCI Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	RTYCNT						
7	6	5	4	3	2	1	0
Pr_BL Ar_BL			SERREN	PER	RST_	INTEN	

Bits	Description	ns
		Limit of PCI Retry Counter (testing field for performance adjusting)  • 0 : no limit on retry count
[15:8]	RTYCNT	1 : forbidden value (always clear retry counter)
		<ul> <li>n (n&gt;=2): retry clear signal will be asserted at the following (n-1)th transaction</li> </ul>
	Pr_BL	No. of Pre-fetch Read at External PCI Master Read Transaction  • 00 : pre-fetch 4 words
[7:6]		• 01 : pre-fetch 6 words
allow .		• 10 : pre-fetch 8 words
		• 11 : pre-fetch 16 words
[5:4]	Ar_BL	AHB Read-FIFO Read Threshold for performance adjusting
	W. Wile	ESERR# Enable • 0: disable ESERR# driver
[3]	SERREN	• 1: enable ESERR# driver
		Address parity errors are reported only if <b>SERREN</b> and <b>PER</b> are 1.
[2]	PER	Parity Error Response  0: PCI interface only sets the DPE bit in the PCI status register when an error is detected, but does not assert PERR# and continues normal operation.
	0	1: PCI interface will take normal action when a parity error is detected.
		This bit controls the device's response to parity errors.

91

Publication Release Date: Jun. 18, 2010



[1]	RST_	PCIRSTn Signal The bit is directly driving PCIRSTn output pin.  Notes:  1. PCIRSTn is active (low) during power-on reset.  2. If PCIRSTn is asserted (writing 0) during transactions, data will be lost.  3. According to PCI spec. 2.2, initialization-time should be reserved to 2 <sup>25</sup> PCI clocks, so S/W driver should begin to access on PCI after 2 <sup>25</sup> PCI clocks.
[0]	INTEN	PCI Interrupt Enable Control to AIC 0: Disabled 1: Enabled

92

Publication Release Date: Jun. 18, 2010



# PCI Status Register (PCISTR)

Register	Address	R/W	Description	Result Value
PCISTR	0xB000_2004	R/W	PCI Status Register	0x0000_0100

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
	Reserved						DST
7	6	5	4	3	2	1	0
Reserved	DPE	SSE	RMA	RTA	STA	MDPE	BUSY

Bits	Descri	ptions
		PCIDEVSEL# Timing Read only To plurate 3/h01 (modium)
[8]	DST	Is always 2'b01 (medium)
		Indicates the slowest time that PCI Interface asserts PCIDEVSEL# pin for any bus command except Configuration Read and Configuration Write
[6]	DPE	Detected Parity Error  This bit is set whenever the parity error has been detected, even if parity error handling is disabled (as controlled by the bit PER in the register PCICTR)
119000		Writing 1 clears this bit
*	0	Signaled System Error This bit is set whenever PCISERRn is asserted.
[5]	[5] <b>SSE</b>	Writing 1 clears this bit
[4]	RMA	Received Master Abort  This bit is set when an AHB-to-PCI transaction (except for Special Cycle) is terminated with Master-Abort (timeout or PCIDEVSELn no response).
	120	Writing 1 clears this bit
[3]	RTA	Received Target Abort  This bit is set when an AHB-to-PCI transaction is terminated with Target-Abort  (PCIDEVSELn de-asserted and PCISTOPn asserted).
		Writing 1 clears this bit

93

Publication Release Date: Jun. 18, 2010



[2]	STA	Signaled Target Abort This bit is set when a PCI-to-AHB transaction is terminated with Target-Abort Writing 1 clears this bit					
[1]	MDPE	Master Data Parity Error This bit is set when two conditions are met:  1. PCI Host Bridge asserts PCIPERRn itself (on a read) or observed PCIPERRn asserted (on a write)  2. The Parity Error Response bit is set Writing 1 clears this bit					
[0]	BUSY	PCI Bus Is Busy Read only The bit indicates that the PCI bus is busy on transactions, i.e., PCIFRAMEn or PCIIRDYn is asserted.					

94

Publication Release Date: Jun. 18, 2010



#### PCI Latency Timer Register (PCILATIMER)

Register	Address	R/W	Description	Reset Value
PCILATIMER	0xB000_2008	R/W	PCI Latency Timer Register	0x0000_0080

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
LATIMER						Reserved			

Bits	Description	Descriptions						
[7:3]	LATIMER	Latency Timer The actual Latency Timer = 8 × LATIMER Specifies the maximum PCI clocks that the PCI master can own the bus.						

95

Publication Release Date: Jun. 18, 2010



### PCI Interrupt Enable Register (PCIINTEN)

Register	Address	R/W	Description	Default Value
PCIINTEN	0xB000_2010	R/W	PCI Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
	Reserved			TAIE	MPELE	PELE	SEIE		

Bits	Descripti	ons
[4]	MAIE	Master Abort Interrupt Enable 0: Disabled 1: Enabled
[3]	TAIE	Target Abort Interrupt Enable 0: Disabled 1: Enabled
[2]	MPELE	Master Parity Error Interrupt Enable 0: Disabled 1: Enabled
[1]	PEIE	Parity Error Interrupt Enable 0: Disabled 1: Enabled
[0]	SEIE	System Error Interrupt Enable 0: Disabled 1: Enabled

96

Publication Release Date: Jun. 18, 2010



#### PCI Interrupt Flag Register (PCIINT)

Register	Address	R/W	Description	Default Value
PCIINT	0xB000_2014	R	PCI Interrupt Flag Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
·	Reserved			TAIF	MPEIF	PEIF	SEIF		

Bits	Descrip	otions	
[4]	MAIF	Master Abort Interrupt Flag 0: None 1: Triggered To clear MAIF do either of the followings: 1. Clear RMA bit in PCISTR register	50
[3]	TAIF	2. Clear MAIE bit in PCIINTEN register  Target Abort Interrupt Flag 0: None 1: Triggered To clear TAIF do either of the followings: 1. Clear RTA and STA bits in PCISTR register 2. Clear TAIE bit in PCIINTEN register	
[2]	MPEIF	Master Parity Error Interrupt Flag 0: None 1: Triggered To clear MPEIF do either of the followings: 1. Clear MDPE bit in PCISTR register Clear MPEIE bit in PCIINTEN register	
		Publication Release Date: Jun 97 Re	. 18, 201 evision: A



		Parity Error Interrupt Flag 0: none
547		1: triggered
[1]	PEIF	To clear <b>PEIF</b> do either of the followings:  1. Clear <b>DPE</b> bit in <b>PCISTR</b> register
		2. Clear <b>PEIE</b> bit in <b>PCIINTEN</b> register
		System Error Interrupt Flag 0: none
503		1: triggered
[0]	SEIF	To clear SEIF do either of the followings:  1. Clear SSE bit in PCISTR register
		2. Clear <b>SEIE</b> bit in <b>PCIINTEN</b> register

98

Publication Release Date: Jun. 18, 2010



Ditc

### 32-BIT ARM926EJ-S BASED MCU

# **Configuration Address Register (CFGADDR)**

Register	Address	R/W	Description	Default Value
CFGADDR	0xB000_2020	R/W	Configuration Address Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Bus Number (BN)							
15	14	13	12	11	10	9	8	
	Devi	ce Number	(DN)		Function Number (FN)			
7	6	5	4	3	2	1	0	
	Register Number (RN)					(O) S	В	
•	•	•	•	•		7-2 A V	75" (0.7%)	

Bits	Descriptions								
[23:16]	BN	If BN	Bus Number Field  If BN is zero, type 0 configuration transactions are issued.  If BN is non-zero, type 1 configuration transactions are issued						
	Device Number Field  If BN = 0 (type 0 configuration transactions,) DN determines which AD an IDSEL signal. All available IDSEL pins are 21 pins, from PCIAD[11]  The device number (DN) from 10100 to 11111 indicates the same IDS users should avoid multiple scan on PCIAD [31] when scanning all PCI								
参			Device Numbe r	PCIAD Pin (Served as an IDSEL)	Device Numbe r	PCIAD Pin (Served as an IDSEL)			
D	D		00000	11	01011	22			
[15:11]	DN		00001	12	01100	23			
[13,11]			00010	13	01101	24			
1	M.	200	00011	14	01110	25			
	S	7.	00100	15	01111	26			
		95	00101	16	10000	27			
			ST	00110	17	10001	28		
		2	00111	18	10010	29			
		16	01000	19	10011	30			
			01001	20	(Others)	31			

99

Publication Release Date: Jun. 18, 2010



		01010 21			
1					
[10:8]	FN	Function Number Field			
[7:2]	RN	Register Number Field			
[1:0]	SB	Starting Byte Selection  SB is used to generate PCICBE[3:0] signals on configuration commands, which indicates the starting byte in a 32-bit (DWORD)  • 00 : PCICBE[3:0] => xxx0, for 32-bit, 16-bit or 8-bit access at byte 0  • 01 : PCICBE[3:0] => xx01, for 8-bit access at byte 1  • 10 : PCICBE[3:0] => x011, for 16-bit or 8-bit access at byte 2  • 11 : PCICBE[3:0] => 0111, for 8-bit access at byte 3			

#### **Translation for Type 0 Configuration Transactions Address Phase**

**CFGADDR** 

31 2423 1615 1110 8 7 2 1 0

X BN = 0 DN FN RN X

**PCI AD Bus** 

#### **Translation for Type 1 Configuration Transactions Address Phase**

**CFGADDR** 

31 2423 1615 1110 8 7 2 1 0 X BN  $\neq$  0 DN FN RN X

**PCI AD Bus** 

> Publication Release Date: Jun. 18, 2010 Revision: A3

10 0



### **Configuration Data Register (CFGDATA)**

Register	Address	R/W	Description	Default Value
CFGDATA	0xB000_2024	R/W	Configuration Data Register	_

31	30	29	28	27	26	25	24	
	CGDATA							
23	22	21	20	19	18	17	16	
	CGDATA							
15	14	13	12	11	10	9	8	
	CGDATA							
7	6	5	4	3	2	1	0	
	CGDATA							

Bits	Descriptions					
[31:0	CFGDATA	Data of Configuration Transactions A read of this register will generate a PCI configuration read.  →If no devices respond to the PCI configuration read, 0xFFFF_FFFF is read A write of this register will generate a PCI configuration write.				

Publication Release Date: Jun. 18, 2010



#### **PCI Arbitration Register (PCIARB)**

Register	Address	R/W	Description	Default Value
PCIARB	0xB000_204C	R/W	PCI Arbitration Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved	20/	(a) (c)	80	
7	6	5	4	3	2	1	0	
	Reserved					AP	AM	

Bits	Desc	Descriptions						
[1]	AP	Arbitration Priority 0: PCI Host (NUC920ABN) > master 0 > master 1 > master 2 1: PCI Host (NUC920ABN) < master 0 < master 1 < master 2  If AM = 0, AP is invalid and ignored.						
[0]	АМ	Arbitration Mode  0: round robin arbitration scheme  1: fixed arbitration scheme						

Publication Release Date: Jun. 18, 2010



#### 6.6 **Ethernet MAC Controller**

#### Overview

This chip provides an Ethernet MAC Controller (EMC) for WAN/LAN application. This EMC has its DMA controller, transmit FIFO, and receive FIFO. The Ethernet MAC controller consists of IEEE 802.3/Ethernet protocol engine with internal CAM function for Ethernet MAC address recognition, Transmit-FIFO, Receive-FIFO, TX/RX state machine controller and status controller. The EMC only supports RMII (Reduced MII) interface to connect with PHY operating on 50MHz REF CLK.

#### **Features**

- Supports IEEE Std. 802.3 CSMA/CD protocol.
- Supports both half and full duplex for 10M/100M bps operation.
- Supports RMII interface.
- Supports MII Management function.
- Supports pause and remote pause function for flow control.
- Supports long frame (more than 1518 bytes) and short frame (less than 64 bytes) reception.
- Supports 16 entries CAM function for Ethernet MAC address recognition.
- Supports internal loop back mode for diagnostic.
- Supports 256 bytes embedded transmit and receive FIFO.
- Supports DMA function.

#### **EMC Descriptors** 6.6.1

A link-list data structure named as descriptor is used to keep the control, status and data information of each frame. Through the descriptor, CPU and EMC exchange the information for frame reception and transmission.

Two different descriptors are defined in NUC920ABN. One named as Rx descriptor for frame reception and the other names as Tx descriptor for frame transmission. Each Rx descriptor consists of four words. There is much information kept in the descriptors and details are described as below.

#### 6.6.1.1 Rx Buffer Descriptor

3 3 2	1	1				
1 0 9	6	5	0			
0	Rx Status Receive Byte Count					
(6)	Receive Buffer Starting Address BO					
5	Reserved					
Next Rx Descriptor Starting Address						
	W. JAN. I.P. A.					

10

3

Publication Release Date: Jun. 18, 2010



#### **Rx Descriptor Word 0**

31	30	29	28	27	26	25	24
Ow	ner			Res	erved		
23	22	21	20	19	18	17	16
Reserved	RP	ALIE	RXGD	PTLE	Reserved	CRCE	RXINTR
15	14	13	12	11	10	9	8
	RBC						
7	6	5	4	3	2	1	0
	RBC						

Bits	Descriptions		
[31:30]	Owner	Ownership The ownership field defines which one, the CPU or EMC, is the owner of each Rx descriptor. Only the owner has right to modify the Rx descriptor and the others can read the Rx descriptor only.  00: The owner is CPU 01: Undefined 10: The owner is EMC 11: Undefined If the O=2'b10 indicates the EMC RxDMA is the owner of Rx descriptor and the Rx descriptor is available for frame reception. After the frame reception completed, if the frame needed NAT translation, EMC RxDMA modify ownership field to 2'b11. Otherwise, the ownership field will be modified to 2'b00.  If the O=2'b00 indicates the CPU is the owner of Rx descriptor. After the CPU completes processing the frame, it modifies the ownership field to 2'b10 and releases the Rx descriptor to EMC RxDMA.	
[29:23]	Rx Status	Receive Status This field keeps the status for frame reception. All status bits are updated by EMC. In the receive status, bits 29 to 23 are undefined and reserved for the future.	
[22]	RP	Runt Packet The RP indicates the frame stored in the data buffer pointed by Rx descriptor is a short frame (frame length is less than 64 bytes). 1'b0: The frame is not a short frame. 1'b1: The frame is a short frame.	
[21]	ALIE	Alignment Error The ALIE indicates the frame stored in the data buffer pointed b descriptor is not a multiple of byte. 1'b0: The frame is a multiple of byte. 1'b1: The frame is not a multiple of byte.	

10

Publication Release Date: Jun. 18, 2010



[20]	RXGD	Frame Reception Complete The RXGD indicates the frame reception has completed and stored in the data buffer pointed by Rx descriptor. 1'b0: The frame reception not complete yet. 1'b1: The frame reception completed.
[19]	PTLE	Packet Too Long The PTLE indicates the frame stored in the data buffer pointed by Rx descriptor is a long frame (frame length is greater than 1518 bytes).  1'b0: The frame is not a long frame.  1'b1: The frame is a long frame.
[17]	CRCE	CRC Error The CRCE indicates the frame stored in the data buffer pointed by Rx descriptor incurred CRC error. 1'b0: The frame doesn't incur CRC error. 1'b1: The frame incurred CRC error.
[16]	RXINTR	Receive Interrupt The RXINTR indicates the frame stored in the data buffer pointed by Rx descriptor caused an interrupt condition. 1'b0: The frame doesn't cause an interrupt. 1'b1: The frame caused an interrupt.
[15:0]	RBC	Receive Byte Count The RBC indicates the byte count of the frame stored in the data buffer pointed by Rx descriptor. The four bytes CRC field is also included in the receive byte count. But if the SPCRC of register MCMDR is enabled, the four bytes CRC field will be excluded from the receive byte count.

# **Rx Descriptor Word 1**

31	30	29	28	27	26	25	24		
0	RXBSA								
23	22	21	20	19	18	17	16		
6000			RXI	BSA					
15	14	13	12	11	10	9	8		
7 7500	RXBSA								
7	6	5	4	3	2	1	0		
105 4	RXBSA					В	0		

Bits	Descriptions	
[31:2]	RXBSA	Receive Buffer Starting Address The RXBSA indicates the starting address of the receive frame buffer. The RXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the receive frame buffer always located at word boundary.

10 5

Publication Release Date: Jun. 18, 2010



[1:0] BO	Byte Offset The BO indicates the byte offset from RXBSA where the received frame begins to store. If the BO is 2'b01, the starting address where the received frame begins to store is RXBSA+2'b01, and so on.
----------	--

#### **Rx Descriptor Word 2**

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	rved		32	010		
7	6	5	4	3	2	1	0		
			Rese	rved		200	7 0		
						7	100 400		

The Rx descriptor word 2 keeps obsolete information for MAC translation. Therefore, these information bits are undefined and should be ignored.

#### **Rx Descriptor Word 3**

31	30	29	28	27	26	25	24	
NRXDSA								
23	22	21	20	19	18	17	16	
	NRXDSA							
15	14	13	12	11	10	9	8	
	NRXDSA							
7	6	5	4	3	2	1	0	
	NRXDSA							

Bits	Descriptions	
[31:0]	NRXDSA	Next Rx Descriptor Starting Address The Rx descriptor is a link-list data structure. Consequently, NRXDSA is used to keep the starting address of the next Rx descriptor. The bits [1:0] will be ignored by EMC. So, all Rx descriptor must locate at word boundary memory address.

10

6

Publication Release Date: Jun. 18, 2010



# 6.6.1.2 Tx Buffer Descriptor

3 3		1 1					
1 0		6 5	3	2	1	0	
0	Reser	rved		I	С	Р	
	Transmit Buffer Starting Address					Ö	
	Tx Status	Transmit Byte Co	unt				
	Next Tx Descriptor Starting Address						

### **Tx Descriptor Word 0**

						2 / 1 / 1 Lum			
31	30	29	28	27	26	25	24		
Owner			Reserved						
23	22	21	20	19	18	17	16		
			Rese	erved		~	0) 6		
15	14	13	12	11	10	9	8		
			Rese	erved			023		
7	6	5	4	3	2	1	0		
	Reserved				IntEn	CRCApp	PadEn		

Bits	Descriptions	
[31]	Owner	Ownership The ownership field defines which one, the CPU or EMC, is the owner of each Tx descriptor. Only the owner has right to modify the Tx descriptor and the other can read the Tx descriptor only.  0: The owner is CPU  1: The owner is EMC  If the O=1'b1 indicates the EMC TxDMA is the owner of Tx descriptor and the Tx descriptor is available for frame transmission. After the frame transmission completed, EMC TxDMA modify ownership field to 1'b0 and return the ownership of Tx descriptor to CPU.  If the O=1'b0 indicates the CPU is the owner of Tx descriptor. After the CPU prepares new frame to wait transmission, it modifies the ownership field to 1'b1 and releases the Tx descriptor to EMC TxDMA.
[2]	IntEn	Transmit Interrupt Enable  The IntEn controls the interrupt trigger circuit after the frame transmission completed. If the IntEn is enabled, the EMC will trigger interrupt after frame transmission completed. Otherwise, the interrupt doesn't be triggered.  1'b0: Frame transmission interrupt is masked.  1'b1: Frame transmission interrupt is enabled.

10 7

Publication Release Date: Jun. 18, 2010



[1]	CRCApp	CRC Append The CRCApp control the CRC append during frame transmission. CRCApp is enabled, the 4-bytes CRC checksum will be appended frame at the end of frame transmission.  1'b0: 4-bytes CRC appending is disabled.  1'b1: 4-bytes CRC appending is enabled.				
[0]	PadEN	Padding Enable The PadEN control the PAD bits appending while the length of transmission frame is less than 60 bytes. If PadEN is enabled, EMC does the padding automatically.  1'b0: PAD bits appending is disabled.  1'b1: PAD bits appending is enabled.				

### **Tx Descriptor Word 1**

31	30	29	28	27	26	25	24		
TXBSA									
23	22	21	20	19	18	17	16		
	TXBSA								
15	14	13	12	11	10	9	8		
	TXBSA								
7	6	5	4	3	2	1	0		
	TXBSA					В	0		

Bits	Descriptions	
[31:2]	TXBSA	Transmit Buffer Starting Address The TXBSA indicates the starting address of the transmit frame buffer. The TXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the transmit frame buffer always located at word boundary.
[1:0]	во	Byte Offset The BO indicates the byte offset from TXBSA where the transmit frame begins to read. If the BO is 2'b01, the starting address where the transmit frame begins to read is TXBSA+2'b01, and so on.

10

Publication Release Date: Jun. 18, 2010



### **Tx Descriptor Word 2**

31	30	29	28	27	26	25	24		
	CC	NT		Reserved	SQE	PAU	TXHA		
23	22	21	20	19	18	17	16		
LC	TXABT	NCS	EXDEF	TXCP	Reserved	DEF	TXINTR		
15	14	13	12	11	10	9	8		
			Т	ВС	105 15				
7	6	5	4	3	2	1	0		
	TBC								

Bits	Descriptions					
[31:28]	CCNT	Collision Count The CCNT indicates the how many collisions occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.				
[26]	SQE	SQE Error The SQE indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode.  1'b0: No SQE error found at end of packet transmission.  1'b0: SQE error found at end of packet transmission.				
[25]	PAU	Transmission Paused The PAU indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out.  1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused.				
[24]	ТХНА	P Transmission Halted The TXHA indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W.  1'b0: Next normal packet transmission process will go on.  1'b1: Next normal packet transmission process will be halted.				
[23]	LC TO	Late Collision The LC indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode.  1'b0: No collision occurred in the outside of 64 bytes collision window.  1'b1: Collision occurred in the outside of 64 bytes collision window.				

Publication Release Date: Jun. 18, 2010



_		2332
[22]	тхавт	Transmission Abort The TXABT indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.  1'b0: Packet doesn't incur 16 consecutive collisions during transmission.  1'b1: Packet incurred 16 consecutive collisions during transmission.
[21]	NCS	No Carrier Sense The NCS indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode.  1'b0: CRS signal actives correctly.  1'b1: CRS signal doesn't active at the start of or during the packet transmission.
[20]	EXDEF	Defer Exceed The EXDEF indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode.  1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).  1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
[19]	ТХСР	Transmission Complete The TXCP indicates the packet transmission has completed correctly. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed.
[17]	DEF	Transmission Deferred The DEF indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once.
[16]	TXINTR	Transmit Interrupt The TXINTR indicates the packet transmission caused an interrupt condition.  1'b0: The packet transmission doesn't cause an interrupt.  1'b1: The packet transmission caused an interrupt.
[15:0]	твс	Transmit Byte Count The TBC indicates the byte count of the frame stored in the data buffer pointed by Tx descriptor for transmission.

Publication Release Date: Jun. 18, 2010 Revision: A3

11 0



## **Tx Descriptor Word 3**

30	29	28	27	26	25	24		
NTXDSA								
22	21	20	19	18	17	16		
		NTX	DSA	105 12				
14	13	12	11	10	9	8		
NTXDSA								
6	5	4	3	2	1	0		
NTXDSA								
	14	22 21 14 13	NTX 22 21 20  NTX  14 13 12  NTX  6 5 4	NTXDSA  22 21 20 19  NTXDSA  14 13 12 11  NTXDSA  6 5 4 3	NTXDSA  22 21 20 19 18  NTXDSA  14 13 12 11 10  NTXDSA  6 5 4 3 2	NTXDSA  22 21 20 19 18 17  NTXDSA  14 13 12 11 10 9  NTXDSA  6 5 4 3 2 1		

Bits	Descriptions	
[31:0]	NTXDSA	Next Tx Descriptor Starting Address The Tx descriptor is a link-list data structure. Consequently, NTXDSA is used to keep the starting address of the next Tx descriptor. The bits [1:0] will be ignored by EMC. So, all Tx descriptor must locate at word boundary memory address.

Publication Release Date: Jun. 18, 2010



#### **EMC Register Mapping** 6.6.2

The EMC implements many registers and the registers are separated into two types, the control registers, and the status registers. The control registers are used by S/W to pass control information to EMC. The status registers are used to keep EMC operation status for S/W.

**EMC Registers** 

Register	Address	R/W	Description	Reset Value
EMC_BA =	0xB000_3000	-		
Control Reg	isters (44)		807/4	
CAMCMR	0xB000_3000	R/W	CAM Command Register	0x0000_0000
CAMEN	0xB000_3004	R/W	CAM Enable Register	0x0000_0000
CAMOM	0xB000_3008	R/W	CAM0 Most Significant Word Register	0x0000_0000
CAMOL	0xB000_300C	R/W	CAMO Least Significant Word Register	0x0000_0000
CAM1M	0xB000_3010	R/W	CAM1 Most Significant Word Register	0x0000_0000
CAM1L	0xB000_3014	R/W	CAM1 Least Significant Word Register	0x0000_0000
CAM2M	0xB000_3018	R/W	CAM2 Most Significant Word Register	0x0000_0000
CAM2L	0xB000_301C	R/W	CAM2 Least Significant Word Register	0x0000_0000
CAM3M	0xB000_3020	R/W	CAM3 Most Significant Word Register	0x0000_0000
CAM3L	0xB000_3024	R/W	CAM3 Least Significant Word Register	0x0000_0000
CAM4M	0xB000_3028	R/W	CAM4 Most Significant Word Register	0x0000_0000
CAM4L	0xB000_302C	R/W	CAM4 Least Significant Word Register	0x0000_0000
CAM5M	0xB000_3030	R/W	CAM5 Most Significant Word Register	0x0000_0000
CAM5L	0xB000_3034	R/W	CAM5 Least Significant Word Register	0x0000_0000
CAM6M	0xB000_3038	R/W	CAM6 Most Significant Word Register	0x0000_0000
CAM6L	0xB000_303C	R/W	CAM6 Least Significant Word Register	0x0000_0000
CAM7M	0xB000_3040	R/W	CAM7 Most Significant Word Register	0x0000_0000
CAM7L	0xB000_3044	R/W	CAM7 Least Significant Word Register	0x0000_0000
CAM8M	0xB000_3048	R/W	CAM8 Most Significant Word Register	0x0000_0000
CAM8L	0xB000_304C	R/W	CAM8 Least Significant Word Register	0x0000_0000
CAM9M	0xB000_3050	R/W	CAM9 Most Significant Word Register	0x0000_0000
CAM9L	0xB000_3054	R/W	CAM9 Least Significant Word Register	0x0000_0000
CAM10M	0xB000_3058	R/W	CAM10 Most Significant Word Register	0x0000_0000
CAM10L	0xB000_305C	R/W	CAM10 Least Significant Word Register	0x0000_0000
CAM11M	0xB000_3060	R/W	CAM11 Most Significant Word Register	0x0000_0000
CAM11L	0xB000_3064	R/W	CAM11 Least Significant Word Register	0x0000_0000
CAM12M	0xB000_3068	R/W	CAM12 Most Significant Word Register	0x0000_0000
CAM12L	0xB000_306C	R/W	CAM12 Least Significant Word Register	0x0000_0000
CAM13M	0xB000_3070	R/W	CAM13 Most Significant Word Register	0x0000_0000
CAM13L	0xB000_3074	R/W	CAM13 Least Significant Word Register	0x0000_0000
CAM14M	0xB000_3078	R/W	CAM14 Most Significant Word Register	0x0000_0000
CAM14L	0xB000_307C	R/W	CAM14 Least Significant Word Register	0x0000_0000
CAM15M	0xB000_3080	R/W	CAM15 Most Significant Word Register	0x0000_0000
CAM15L	0xB000_3084	R/W	CAM15 Least Significant Word Register	0x0000_0000

Publication Release Date: Jun. 18, 2010



TXDLSA	0xB000_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFFC
RXDLSA	0xB000_308C	R/W	Receive Descriptor Link List Start Address Reg.	0xFFFF_FFFC
MCMDR 0xB000_3090 R,		R/W	MAC Command Register	0x0000_0000
MIID	0xB000_3094	R/W	MII Management Data Register	0x0000_0000
MIIDA	0xB000_3098	R/W	MII Management Control and Address Register	0x0090_0000
FFTCR	0xB000_309C	R/W	FIFO Threshold Control Register	0x0000_0101
TSDR	0xB000_30A0	W	Transmit Start Demand Register	Undefined
RSDR	0xB000_30A4	W	Receive Start Demand Register	Undefined
DMARFC	0xB000_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800
MIEN	MIEN 0xB000_30AC		MAC Interrupt Enable Register	0x0000_0000
Status Regi	sters (11)			
MISTA	0xB000_30B0	R/W	MAC Interrupt Status Register	0x0000_0000
MGSTA	0xB000_30B4	R/W	MAC General Status Register	0x0000_0000
MPCNT	0xB000_30B8	R/W	Missed Packet Count Register	0x0000_7FFF
MRPC	0xB000_30BC	R	MAC Receive Pause Count Register	0x0000_0000
MRPCC	0xB000_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000
MREPC	0xB000_30C4	R	MAC Remote Pause Count Register	0x0000_0000
DMARFS	0xB000_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000
CTXDSA	0xB000_30CC	R	Current Transmit Descriptor Start Address Reg.	0x0000_0000
CTXBSA	0xB000_30D0	R	Current Transmit Buffer Start Address Register	0x0000_0000
CRXDSA	0xB000_30D4	R	Current Receive Descriptor Start Address Reg.	0x0000_0000
CRXBSA	0xB000_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000

Publication Release Date: Jun. 18, 2010 Revision: A3

11 3

# 6.6.3 EMC Register Details

### **CAM Command Register (CAMCMR)**

The EMC of NUC920ABN supports CAM function for destination MAC address recognition. The CAMCMR control the CAM comparison function, and unicast, multicast, and broadcast packet reception.

Register	Address	R/W	Description	Reset Value
CAMCMR	0xB000_3000	R/W	CAM Command Register	0x0000_0000

					1.17	1 100 1 10		
31	30	29	28	27	26	25	24	
			Rese	erved		CON -	2	
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved		9	200	
7	6	5	4	3	2	1	0	
Reserved		RMII	ECMP	CCAM	ABP	AMP	AUP	
7	6	5	Rese	3	2	9 1 AMP	0 AUP	

Bits	Descripti	ons
[5]	RMII	Enable RMII Input Data Sampled by Negative Edge of REFCLK 1'b0: PHY_CRSDV and PHY_RXD[1:0] are sampled by the positive edge of REFCLK 1'b1: PHY_CRSDV and PHY_RxD[1:0] are sampled by the negative edge of REFCLK
[4]	ЕСМР	Enable CAM Compare The ECMP controls the enable of CAM comparison function for destination MAC address recognition. If S/W wants to receive a packet with specific destination MAC address, configures the MAC address into anyone of 16 CAM entries, then enables that CAM entry and set ECMP to 1.  1'b0: Disable CAM comparison function for destination MAC address recognition.  1'b1: Enable CAM comparison function for destination MAC address recognition.
[3]	ССАМ	Complement CAM Compare The CCAM controls the complement of the CAM comparison result. If the ECMP and CCAM are both enabled, the incoming packet with specific destination MAC address configured in CAM entry will be dropped. And the incoming packet with destination MAC address doesn't configured in any CAM entry will be received.  1'b0: The CAM comparison result doesn't be complemented.  1'b1: The CAM comparison result will be complemented.
[2]	АВР	Accept Broadcast Packet The ABP controls the broadcast packet reception. If ABP is enabled, EMC receives all incoming packet its destination MAC address is a broadcast address.  1'b0: EMC receives packet depends on the CAM comparison result.  1'b1: EMC receives all broadcast packets.

Publication Release Date: Jun. 18, 2010



[1]	АМР	Accept Multicast Packet The AMP controls the multicast packet reception. If AMP is enabled, EMC receives all incoming packet its destination MAC address is a multicast address.  1'b0: EMC receives packet depends on the CAM comparison result.  1'b1: EMC receives all multicast packets.
[0]	AUP	Accept Unicast Packet The AUP controls the unicast packet reception. If AUP is enabled, EMC receives all incoming packet its destination MAC address is a unicast address.  1'b0: EMC receives packet depends on the CAM comparison result.  1'b1: EMC receives all unicast packets.

#### **CAMCMR Setting and Comparison Result**

The following table is the address recognition result in different CAMCMR configuration. The column Result shows the incoming packet type that can pass the address recognition in specific CAM configuration. The C, U, M and B represents the:

- C: It indicates the destination MAC address of incoming packet has been configured in CAM entry.
- *U*: It indicates the incoming packet is a unicast packet.
- M: It indicates the incoming packet is a multicast packet.
- B: It indicates the incoming packet is a broadcast packet.

L	ECMP	CCAM	AUP	AMP	ABP	Result
I	0	0	0	0	0	No Packet
	0	0	0	0	1	В
	0	0	0	1	0	М
	0	0	0	1	1	м в
	0	0	1	0	0	C U
	0	0	1	0	1	C U B
	0	0	1	1	0	C U M
ļ	0	0	1	1	1	C U M B
	0	1	0	0	0	C U M B C U M B
	0	1	0	0	1	C U M B
	0	1	0	1	0	C U M B
	0	1	0	1	1	C U M B
	0	1	1	0	0	C U M B C U M B C U M B C U M B
	0	1	1	0	1	C U M B
	0	1	1	1	0	
ļ	0	1	1	1	1	C U M B
1	1	0	0	0	0	C C B
(	2/1	0	0	0	1	СВ
I	(1)	0	0	1	0	СМ
J	TIL	0	0	1	1	C N B
4	9)1 C	0	1	0	0	C U
	91	0	1	0	1	C U B
I	(10)	0	1	1	0	C U M
Ł	173	00	1	1	1	C U M B
I	1	1	0	0	0	U M B

Publication Release Date: Jun. 18, 2010

ECMP	CCAM	AUP	AMP	ABP	Result	_
1	1	0	0	1	U M E	3
1	1	0	1	0	U M E	3
1	1	0	1	1	U M E	3
1	1	1	0	0	C U N	1 B
1	1	1	0	1	CUN	1 B
1	1	1	1	0	CUN	1 B
1	1	1	1	1	CUN	1 B

116

Publication Release Date: Jun. 18, 2010 Revision: A3



#### **CAM Enable Register (CAMEN)**

The CAMEN controls the validation of each CAM entry. Each CAM entry must be enabled first before it can participate in the destination MAC address recognition.

Register	Address	R/W	Description	Reset Value
CAMEN	0xB000_3004	R/W	CAM Enable Register	0x0000_0000

24	20	20	20	27	2/	25	2.4		
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
CAM15EN	CAM14EN	CAM13EN	CAM12EN	CAM11EN	CAM10EN	CAM9EN	CAM8EN		
7	6	5	4	3	2	1	0		
CAM7EN	CAM6EN	CAM5EN	CAM4EN	CAM3EN	CAM2EN	CAM1EN	CAMOEN		

Bits	Descriptio	ns
[x]	CAMxEN	CAM Entry x Enable The CAMxEN controls the validation of CAM entry x. The x can be 0 to 15. The CAM entry 13, 14 and 15 are for PAUSE control frame transmission. If S/W wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM entries all must be enabled first. 1'b0: CAM entry x is disabled. 1'b1: CAM entry x is enabled.

117

Publication Release Date: Jun. 18, 2010



#### **CAM Entry Registers (CAMxx)**

In the EMC of NUC920ABN, there are 16 CAM entries. In these 16 CAM entries, 13 entries (entry  $0\sim12$ ) are to keep destination MAC address for packet recognition, and the other 3 entries (entry  $13\sim15$ ) are for PAUSE control frame transmission. Each CAM entry consists of 6 bytes. Consequently, 2 register ports are needed for each CAM entry.

For packet recognition, a register pair {CAMxM, CAMxL} represents a CAM entry and can keep a destination MAC address. The corresponding CAM enable bit CAMxEN of CAMEN register is also needed be enabled. The x can be the 0 to 12.

For PAUSE control frame transmission, first, S/W must configure destination MAC address of control frame into the register pair {CAM13M, CAM13L}, source MAC address into the register pair {CAM14M, CAM14L}, and configure length/type, op-code and operand of control frame into the register pair {CAM15M, CAM15L}. The bit CAM13EN, CAM14EN and CAM15EN of CAMEN register are also needed be enabled. Then, enable the bit SDPZ of MCMDR register.

Register	Address	R/W	Description	Reset Value
CAM0M	0xB000_3008		CAM0 Most Significant Word Register	0x0000_0000
CAM0L	0xB000_300C		CAM0 Least Significant Word Register	0x0000_0000
:	:	R/W	:	20:
CAM15M	0xB000_3080		CAM15 Most Significant Word Register	0x0000_0000
CAM15L	0xB000_3084		CAM15 Least Significant Word Register	0x0000_0000

#### **CAMxM**

31	30	29	28	27	26	25	24			
	MAC Address Byte 5 (MSB)									
23	22	21	20	19	18	17	16			
			MAC Addr	ess Byte 4						
15	14	13	12	11	10	9	8			
			MAC Addr	ess Byte 3						
7	6	5	4	3	2	1	0			
The A	MAC Address Byte 2									

Bits	Description	ons
[31:0]	САМхМ	CAMx Most Significant Word The CAMxM keeps the bit 47~16 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32′h0050_BA33 and CAM1L is 32′hBA44_0000.

Publication Release Date: Jun. 18, 2010



#### **CAMxL**

31	30	29	28	27	26	25	24		
MAC Address Byte 1									
23	22	21	20	19	18	17	16		
		MA	AC Address	Byte 0 (LS	B)				
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved									

Bits	Descriptio	Descriptions							
[31:0]	CAMxL	CAMx Least Significant Word The CAMxL keeps the bit 15~0 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.							

#### CAM15M

31	30	29	28	27	26	25	24			
	Length/Type (MSB)									
23	22	21	20	19	18	17	16			
			Length	n/Type						
15	14	13	12	11	10	9	8			
			OP-Code	e (MSB)						
7	6	5	4	3	2	1	0			
1125	OP-Code									

Bits	Descriptions	
[31:16]	Length/Type	Length/Type Field of PAUSE Control Frame In the PAUSE control frame, a length/type field is defined and will be 16'h8808.
[15:0]	OP-Code	OP Code Field of PAUSE Control Frame In the PAUSE control frame, an op code field is defined and will be 16'h0001.

Publication Release Date: Jun. 18, 2010



#### CAM15L

31	30	29	28	27	26	25	24			
	Operand (MSB)									
23	22	21	20	19	18	17	16			
	Operand									
15	14	13	12	11	10	9	8			
			Rese	erved		40				
7	6	5	4	3	2	1	0			
	Reserved									

Bits	Descriptions	
[31:16]	Operand	Pause Parameter In the PAUSE control frame, an operand field is defined and controls how much time the destination Ethernet MAC Controller is paused. The unit of the operand is the slot time, the 512 bits time.

120

Publication Release Date: Jun. 18, 2010

#### Transmit Descriptor Link List Start Address Register (TXDLSA)

The Tx descriptor defined in EMC is a link-list data structure. The TXDLSA keeps the starting address of this link-list. In other words, the TXDLSA keeps the starting address of the  $1^{\rm st}$  Tx descriptor. S/W must configure TXDLSA before enable bit TXON of MCMDR register.

Register	Address	R/W	Description	Reset Value
TXDLSA	0xB000_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFFC

31 30 29 28 27 26 25 2 TXDLSA								
TXDLSA	4							
	TXDLSA							
23 22 21 20 19 18 17 1	5							
TXDLSA								
15 14 13 12 11 10 9								
TXDLSA	(0)							
7 6 5 4 3 2 1 0	,							
TXDLSA	7							

Bits	Descriptions	
[31:0]	TXDLSA	Transmit Descriptor Link-List Start Address The TXDLSA keeps the start address of transmit descriptor link-list. If the S/W enables the bit TXON of MCMDR register, the content of TXDLSA will be loaded into the current transmit descriptor start address register (CTXDSA). The TXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of TXDLSA. This means that each Tx descriptor always must locate at word boundary memory address.

Publication Release Date: Jun. 18, 2010

#### Receive Descriptor Link List Start Address Register (RXDLSA)

The Rx descriptor defined in EMC is a link-list data structure. The RXDLSA keeps the starting address of this link-list. In other words, the RXDLSA keeps the starting address of the  $1^{\rm st}$  Rx descriptor. S/W must configure RXDLSA before enable bit RXON of MCMDR register.

Register	Address	R/W	Description	Reset Value
RXDLSA	0xB000_308C	R/W	Receive Descriptor Link List Start Address Register	0xFFFF_FFFC

				11///	11 11 11/4		
30	29	28	27	26	25	24	
RXDLSA							
22	21	20	19	18	17	16	
		RXD	DLSA		92	(C) (C)	
14	13	12	11	10	9	8	
		RXD	DLSA			2 (0)	
6	5	4	3	2	1	0	
	•	RXD	DLSA			1020	
	14	22 21 14 13	RXE  22 21 20  RXE  14 13 12  RXE  6 5 4	RXDLSA  22 21 20 19  RXDLSA  14 13 12 11  RXDLSA	RXDLSA  22 21 20 19 18  RXDLSA  14 13 12 11 10  RXDLSA  6 5 4 3 2	RXDLSA  22 21 20 19 18 17  RXDLSA  14 13 12 11 10 9  RXDLSA  6 5 4 3 2 1	

Bits	Descriptions	
[31:0]	RTXDLSA	Receive Descriptor Link-List Start Address The RXDLSA keeps the start address of receive descriptor link-list. If the S/W enables the bit RXON of MCMDR register, the content of RXDLSA will be loaded into the current receive descriptor start address register (CRXDSA). The RXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of RXDLSA. This means that each Rx descriptor always must locate at word boundary memory address.

Publication Release Date: Jun. 18, 2010



### **MAC Command Register (MCMDR)**

The MCMDR provides the control information for EMC. Some command settings affect both frame transmission and reception, such as bit FDUP, the full/half duplex mode selection, or bit OPMOD, the 100/10M bps mode selection. Some command settings control frame transmission and reception separately, likes bit TXON and RXON.

Register	Address	R/W	Description	Reset Value
MCMDR	0xB000_3090	R/W	MAC Command Register	0x0000_0000

					200.1	0 11 0	
31	30	29	28	27	26	25	24
			Reserved			20/ 0	SWR
23	22	21	20	19	18	17	16
Rese	rved	LBK	OPMOD	EnMDC	FDUP	EnSQE	SDPZ
15	14	13	12	11	10	9	8
	Reserved NDEF \						
7	6	5	4	3	2	1	0
Rese	rved	SPCRC	AEP	ACP	ARP	ALP	RXON

Bits	Descriptions	
[24]	SWR	Software Reset The SWR implements a reset function to make the EMC return default state. The SWR is a self-clear bit. This means after the software reset finished, the SWR will be cleared automatically. Enable SWR can also reset all control and status registers, exclusive of these two bits EnRMII and OPMOD of MCMDR register. The EMC re-initial is needed after the software reset completed. 1'b0: Software reset completed. 1'b1: Enable software reset.
[21]	LBK	Internal Loop Back Select The LBK enables the EMC operating on internal loop-back mode. If the LBK is enabled, the packet transmitted out will be loop-backed to Rx. If the EMC is operating on internal loop-back mode, it also means the EMC is operating on full-duplex mode and the value of FDUP of MCMDR register is ignored. Beside, the LBK doesn't be affected by SWR bit.  1'b0: The EMC operates in normal mode.  1'b1: The EMC operates in internal loop-back mode.
[20]	OPMOD	Operation Mode Select The OPMOD defines the EMC is operating on 10M or 100M bps mode. The OPMOD doesn't be affected by SWR bit. 1'b0: The EMC operates on 10Mbps mode. 1'b1: The EMC operates on 100Mbps mode.

Publication Release Date: Jun. 18, 2010



[19]	EnMDC	Enable MDC Clock Generation The EnMDC controls the MDC clock generation for MII Management Interface. If the EnMDC is set to 1, the MDC clock generation is enabled. Otherwise, the MDC clock generation is disabled. Consequently, if S/W wants to access the registers of external PHY through MII Management Interface, the EnMDC must be set to high.  1'b0: Disable MDC clock generation.  1'b1: Enable MDC clock generation.
[18]	FDUP	Full Duplex Mode Select The FDUP controls that EMC is operating on full or half duplex mode. 1'b0: The EMC operates on half duplex mode. 1'b1: The EMC operates on full duplex mode.
[17]	EnSQE	Enable SQE Checking The EnSQE controls the enable of SQE checking. The SQE checking is only available while EMC is operating on 10M bps and half duplex mode. In other words, the EnSQE cannot affect EMC operation, if the EMC is operating on 100M bps or full duplex mode.  1'b0: Disable SQE checking while EMC is operating on 10Mbps and half duplex mode.  1'b1: Enable SQE checking while EMC is operating on 10Mbps and half duplex mode.
[16]	SDPZ	Send PAUSE Frame The SDPZ controls the PAUSE control frame transmission. If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured first and the corresponding CAM enable bit of CAMEN register also must be set. Then, set SDPZ to 1 enables the PAUSE control frame transmission. The SDPZ is a self-clear bit. This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically. It is recommended that only enables SPDZ while EMC is operating on full duplex mode.  1'b0: The PAUSE control frame transmission has completed. 1'b1: Enable EMC to transmit a PAUSE control frame out.
[9]	NDEF	No Defer The NDEF controls the enable of deferral exceed counter. If NDEF is set to high, the deferral exceed counter is disabled. The NDEF is only useful while EMC is operating on half duplex mode. 1'b0: The deferral exceed counter is enabled. 1'b1: The deferral exceed counter is disabled.

Publication Release Date: Jun. 18, 2010

[8]	TXON	Frame Transmission ON The TXON controls the normal packet transmission of EMC. If the TXON is set to high, the EMC starts the packet transmission process, including the Tx descriptor fetching, packet transmission and Tx descriptor modification. It is must to finish EMC initial sequence before enable TXON. Otherwise, the EMC operation is undefined.  If the TXON is disabled during EMC is transmitting a packet out, the EMC stops the packet transmission process after the current packet transmission finished.  1'b0: The EMC stops packet transmission process.  1'b1: The EMC starts packet transmission process.
[5]	SPCRC	Strip CRC Checksum The SPCRC controls if the length of incoming packet is calculated with 4 bytes CRC checksum. If the SPCRC is set to high, 4 bytes CRC checksum is excluded from length calculation of incoming packet.  1'b0: The 4 bytes CRC checksum is included in packet length calculation.  1'b1: The 4 bytes CRC checksum is excluded in packet length calculation.
[4]	AEP	Accept CRC Error Packet The AEP controls the EMC accepts or drops the CRC error packet. If the AEP is set to high, the incoming packet with CRC error will be received by EMC as a good packet.  1'b0: The CRC error packet will be dropped by EMC.  1'b1: The CRC error packet will be accepted by EMC.
[3]	АСР	Accept Control Packet The ACP controls the control frame reception. If the ACP is set to high, the EMC will accept the control frame. Otherwise, the control frame will be dropped. It is recommended that S/W only enable AEP while EMC is operating on full duplex mode.  1'b0: The control frame will be dropped by EMC.  1'b1: The control frame will be accepted by EMC.
[2]	ARP	Accept Runt Packet The ARP controls the runt packet, which length is less than 64 bytes, reception. If the ARP is set to high, the EMC will accept the runt packet. Otherwise, the runt packet will be dropped. 1'b0: The runt packet will be dropped by EMC. 1'b1: The runt packet will be accepted by EMC.
[1]	ALP	Accept Long Packet The ALP controls the long packet, which packet length is greater than 1518 bytes, reception. If the ALP is set to high, the EMC will accept the long packet.  Otherwise, the long packet will be dropped.  1'b0: The long packet will be dropped by EMC.  1'b1: The long packet will be accepted by EMC.

Publication Release Date: Jun. 18, 2010

[0] <b>RXON</b>	Frame Reception ON  The RXON controls the normal packet reception of EMC. If the RXON is set to high, the EMC starts the packet reception process, including the Rx descriptor fetching, packet reception and Rx descriptor modification.  It is must to finish EMC initial sequence before enable RXON. Otherwise, the EMC operation is undefined.  If the RXON is disabled during EMC is receiving an incoming packet, the EMC stops the packet reception process after the current packet reception finished.  1'b0: The EMC stops packet reception process.  1'b1: The EMC starts packet reception process.
-----------------	---

126

Publication Release Date: Jun. 18, 2010



#### MII Management Data Register (MIID)

The EMC provides MII management function to access the control and status registers of the external PHY. The MIID register is used to store the data that will be written into the registers of external PHY for write command or the data that is read from the registers of external PHY for read command.

Register	Address	R/W	Description	Reset Value
MIID	0xB000_3094	R/W	MII Management Data Register	0x0000_0000
			47/2 401	

					10//	111111	
31	30	29	28	27	26	25	24
			Rese	erved	- 50		
23	22	21	20	19	18	17	16
			Rese	erved		92	0)7
15	14	13	12	11	10	9	8
			MIII	Data			2 (0)
7	6	5	4	3	2	1	0
			MIII	Data			1027
			MIII	Data			020

Bits	Descriptions	
[15:0]	MIIData	MII Management Data The MIIData is the 16 bits data that will be written into the registers of external PHY for MII Management write command or the data from the registers of external PHY for MII Management read command.

127

Publication Release Date: Jun. 18, 2010



### MII Management Control and Address Register (MIIDA)

The EMC provides MII management function to access the control and status registers of the external PHY. The MIIDA register is used to keep the MII management command information, like the register address, external PHY address, MDC clocking rate, read/write etc.

Register	Address	R/W	Description	Reset Value
MIIDA	0xB000_3098	R/W	MII Management Control and Address Register	0x0090_0000

					10//	1111	
31	30	29	28	27	26	25	24
			Rese	erved	80		
23	22	21	20	19	18	17	16
	MD	CCR		MDCON	PreSP	BUSY	Write
15	14	13	12	11	10	9	8
	Reserved				PHYAD		2 (0)
7	6	5	4	3	2	1	0
	Reserved	•		•	PHYRAD	•	1022
	Reserved				PHYRAD		U22

Bits	Descriptions						
		Default The MI Depend MDC s 2.5MHz Consec	d on the IEEE Std. hall be 400ns. In z. The MDC is quently, for differe	other words, the max divided from the A ent HCLKs the differ	I Management I/F11, the minimum period for kimum frequency for MDC is HB bus clock, the HCLK. Tent ratios are required to ates the period of HCLK.		
*		90	MDCCR [23:20]	MDC Clock Period	MDC Clock Frequency		
			4′b0000	4 x T <sub>HCLK</sub>	HCLK/4		
1/2 1/10			4'b0001	6 x T <sub>HCLK</sub>	HCLK/6		
500 001					4'b0010	8 x T <sub>HCLK</sub>	HCLK/8
[23:20]	MDCCR		4'b0011	12 x T <sub>HCLK</sub>	HCLK/12		
35/2					4'b0100	16 x T <sub>HCLK</sub>	HCLK/16
	12 26			4'b0101	20 x T <sub>HCLK</sub>	HCLK/20	
	100		4'b0110	24 x T <sub>HCLK</sub>	HCLK/24		
	J. (V)		4'b0111	28 x T <sub>HCLK</sub>	HCLK/28		
	(200	5	4'b1000	30 x T <sub>HCLK</sub>	HCLK/30		
	50	(D)	4'b1001	32 x T <sub>HCLK</sub>	HCLK/32		
	X ^	11	4'b1010	36 x T <sub>HCLK</sub>	HCLK/36		
	(0)	16	4'b1011	40 x T <sub>HCLK</sub>	HCLK/40		
	9	07 16	4'b1100	44 x T <sub>HCLK</sub>	HCLK/44		
	-	(O)	4'b1101	48 x T <sub>HCLK</sub>	HCLK/48		
		(62	4'b1110	54 x T <sub>HCLK</sub>	HCLK/54		
			4'b1111	60 x T <sub>HCLK</sub>	HCLK/60		

128

Publication Release Date: Jun. 18, 2010



[19]	MDCON	MDC Clock ON Always The MDC controls the MDC clock generation. If the MDCON is set to high, the MDC clock actives always. Otherwise, the MDC will only active while S/W issues a MII management command.  1'b0: The MDC clock will only active while S/W issues a MII management command.  1'b1: The MDC clock actives always.
[18]	PreSP	Preamble Suppress The PreSP controls the preamble field generation of MII management frame. If the PreSP is set to high, the preamble field generation of MII management frame is skipped.  1'b0: Preamble field generation of MII management frame is not skipped.  1'b1: Preamble field generation of MII management frame is skipped.
[17]	BUSY	Busy Bit The BUSY controls the enable of the MII management frame generation. If S/W wants to access registers of external PHY, it set BUSY to high and EMC generates the MII management frame to external PHY through MII Management I/F. The BUSY is a self-clear bit. This means the BUSY will be cleared automatically after the MII management command finished.  1'b0: The MII management has finished.  1'b1: Enable EMC to generate a MII management command to external PHY.
[16]	Write	Write Command The Write defines the MII management command is a read or write. 1'b0: The MII management command is a read command. 1'b1: The MII management command is a write command.
[12:8]	PHYAD	PHY Address The PHYAD keeps the address to differentiate which external PHY is the target of the MII management command.
[4:0]	PHYRAD	PHY Register Address The PHYRAD keeps the address to indicate which register of external PHY is the target of the MII management command.

#### **MII Management Function Frame Format**

In IEEE Std. 802.3 clause 22.2.4, the MII management function is defined. The MII management function is used for the purpose of controlling the PHY and gathering status from the PHY. The MII management frame format is shown as follow.

	Management frame fields								
	PRE ST OP PHYAD REGAD TA DATA						IDLE		
READ	11	01	10	AAAAA	RRRRR	ZO	DDDDDDDDDDDDD	Z	
WRITE	11	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDD	Z	

Publication Release Date: Jun. 18, 2010



# MII Management Function Configure Sequence

	Read	Write			
1.	Set appropriate MDCCR.	1.	Write data to MIID register		
2.	Set PHYAD and PHYRAD.	2.	Set appropriate MDCCR.		
3.	Set Write to 1'b0	3.	Set PHYAD and PHYRAD.		
4.	Set bit BUSY to 1'b1 to send a MII	4.	Set Write to 1'b1		
	management frame out.	5.	Set bit BUSY to 1'b1 to send a		
5.	Wait BUSY to become 1'b0.		MII management frame out.		
6.	Read data from MIID register.	6.	Wait BUSY to become 1'b0.		
7.	Finish the read command.	7.	Finish the write command.		

130

Publication Release Date: Jun. 18, 2010

#### FIFO Threshold Control Register (FFTCR)

The FFTCR defines the high and low threshold of internal FIFOs, including TxFIFO and RxFIFO. The threshold of internal FIFOs is related to EMC request generation and when the frame transmission starts. The FFTCR also defines the burst length of AHB bus cycle for system memory access.

Register	Address	R/W	Description	Reset Value
FFTCR	0xB000_309C	R/W	FIFO Threshold Control Register	0x0000_0101

						11111		
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Rese	Reserved BLength				Reserved			
15	14	13	12	11	10	9	8	
		Rese	erved			TxT	HD (	
7	6	5	4	3	2	1	0	
Reserved						Rx1	HD	

D'I	D	
Bits	Descriptions	
[21:20]	Blength	DMA Burst Length The Blength defines the burst length of AHB bus cycle while EMC accesses system memory.  2'b00: 4 words 2'b01: 8 words 2'b10: 16 words 2'b11: 16 words
[9:8]	TxTHD	TxFIFO Low Threshold Default Value: 2'b01 The TxTHD controls when TxDMA requests internal arbiter for data transfer between system memory and TxFIFO. The TxTHD defines not only the low threshold of TxFIFO, but also the high threshold. The high threshold is the twice of low threshold always. During the packet transmission, if the TxFIFO reaches the high threshold, the TxDMA stops generate request to transfer frame data from system memory to TxFIFO. If the frame data in TxFIFO is less than low threshold, TxDMA starts to transfer frame data from system memory to TxFIFO.  The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxMAC starts to transmit the frame out after the frame data are all inside the TxFIFO.  2'b00: Undefined.  2'b01: TxFIFO low threshold is 64B and high threshold is 128B.  2'b10: TxFIFO low threshold is 80B and high threshold is 160B.  2'b11: TxFIFO low threshold is 96B and high threshold is 192B.

131

Publication Release Date: Jun. 18, 2010

[1:0]	RxTHD	RxFIFO High Threshold Default Value: 2'b01 The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half of high threshold always. During the packet reception, if the RxFIFO reaches the high threshold, the RxDMA starts to transfer frame data from RxFIFO to system memory. If the frame data in RxFIFO is less than low threshold, RxDMA stops to transfer the frame data to system memory.  2'b00: Depend on the burst length setting. If the burst length is 8 words, high threshold is 8 words, too.  2'b01: RxFIFO high threshold is 64B and low threshold is 32B.  2'b10: RxFIFO high threshold is 128B and low threshold is 96B.
-------	-------	--

132

Publication Release Date: Jun. 18, 2010

#### Transmit Start Demand Register (TSDR)

If the Tx descriptor is not available for use of TxDMA after the TXON of MCMDR register is enabled, the FSM (Finite State Machine) of TxDMA enters the Halt state and the frame transmission is halted. After the S/W has prepared the new Tx descriptor for frame transmission, it must issue a write command to TSDR register to make TxDMA leave Halt state and contiguous frame transmission. The TSDR is a write only register and read from this register is undefined. The write to TSDR register has took effect only while TxDMA stayed at Halt state.

Register	Address	R/W	Description	Reset Value
TSDR	0xB000_30A0	W	Transmit Start Demand Register	Undefined

						1 - 10 2-				
31	30	29	28	27	26	25	24			
	TSD									
23	22	21	20	19	18	17	16			
	TSD									
15	14	13	12	11	10	9	8			
TSD										
7	6	5	4	3	2	1	0			
		•	TS	SD						

Bits	Descriptions	
[31:0]	TSD	Transmit Start Demand

133

Publication Release Date: Jun. 18, 2010

#### Receive Start Demand Register (RSDR)

If the Rx descriptor is not available for use of RxDMA after the RXON of MCMDR register is enabled, the FSM (Finite State Machine) of RxDMA enters the Halt state and the frame reception is halted. After the S/W has prepared the new Rx descriptor for frame reception, it must issue a write command to RSDR register to make RxDMA leave Halt state and contiguous frame reception. The RSDR is a write only register and read from this register is undefined. The write to RSDR register has took effect only while RxDMA stayed at Halt state.

Register	Address	R/W	Description	Reset Value
RSDR	0xB000_30A4	W	Receive Start Demand Register	Undefined

						1 - 10 2- 100				
31	30	29	28	27	26	25	24			
	RSD									
23	22	21	20	19	18	17	16			
	RSD									
15	14	13	12	11	10	9	8			
RSD										
7	6	5	4	3	2	1	0			
		•	RS	SD						

Bits	Descriptions	
[31:0]	RSD	Receive Start Demand

Publication Release Date: Jun. 18, 2010



#### **Maximum Receive Frame Control Register (DMARFC)**

The DMARFC defines the maximum frame length for a received frame that can be stored in the system memory. It is recommend that only use this register while S/W wants to receive a frame which length is greater than 1518 bytes.

Register	Address	R/W	Description	Reset Value
DMARFC	0xB000_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800

30	29	28	27	26	25	24			
Reserved									
22	21	20	19	18	17	16			
Reserved									
14	13	12	11	10	9	8			
		RX	MS			2 (0)			
6	5	4	3	2	1	0			
RXMS									
	14	22 21 14 13	Rese  22 21 20  Rese  14 13 12  RX  6 5 4	Reserved  22 21 20 19  Reserved  14 13 12 11  RXMS  6 5 4 3	Reserved         22       21       20       19       18         Reserved         14       13       12       11       10         RXMS         6       5       4       3       2	Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       RXMS       6     5     4     3     2     1			

Bits	Descriptions	
[15:0]	RXMS	Maximum Receive Frame Length Default Value: 16'h0800 The RXMS defines the maximum frame length for received frame. If the frame length of received frame is greater than RXMS, and bit EnDFO of MIEN register is also enabled, the bit DFOI of MISTA register is set and the Rx interrupt is triggered. It is recommended that only use RXMS to qualify the length of received frame while S/W wants to receive a frame which length is greater than 1518 bytes.

135

Publication Release Date: Jun. 18, 2010



### **MAC Interrupt Enable Register (MIEN)**

The MIEN controls the enable of EMC interrupt status to generate interrupt. Two interrupts, RXINTR for frame reception and TXINTR for frame transmission, are generated from EMC to CPU.

Register	Address	R/W	Description	Reset Value
MIEN	0xB000_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000

					227		
31	30	29	28	27	26	25	24
			Reserved		51/	2 (0)	EnTxBErr
23	22	21	20	19	18	17	16
EnTDU	EnLC	EnTXABT	EnNCS	EnEXDEF	EnTXCP	EnTXEMP	EnTXINTR
15	14	13	12	11	10	9	8
Reserved	EnCFR	Rese	rved	EnRxBErr	EnRDU	EnDEN	EnDFO
7	6	5	4	3	2	1	0
EnMMP	EnRP	EnALIE	EnRXGD	EnPTLE	EnRXOV	EnCRCE	EnRXINTR

Bits	Descriptions	
[24]	EnTxBErr	Enable Transmit Bus Error Interrupt The EnTxBErr controls the TxBErr interrupt generation. If TxBErr of MISTA register is set, and both EnTxBErr and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTxBErr or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TxBErr of MISTA register is set. 1'b0: TxBErr of MISTA register is masked from Tx interrupt generation. 1'b1: TxBErr of MISTA register can participate in Tx interrupt generation.
[23]	EnTDU	Enable Transmit Descriptor Unavailable Interrupt The EnTDU controls the TDU interrupt generation. If TDU of MISTA register is set, and both EnTDU and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTDU or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TDU of MISTA register is set.  1'b0: TDU of MISTA register is masked from Tx interrupt generation.  1'b1: TDU of MISTA register can participate in Tx interrupt generation.
[22]	EnLC	Enable Late Collision Interrupt The EnLC controls the LC interrupt generation. If LC of MISTA register is set, and both EnLC and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnLC or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the LC of MISTA register is set.  1'b0: LC of MISTA register is masked from Tx interrupt generation.  1'b1: LC of MISTA register can participate in Tx interrupt generation.

Publication Release Date: Jun. 18, 2010



[21]	EnTXABT	Enable Transmit Abort Interrupt The EnTXABT controls the TXABT interrupt generation. If TXABT of MISTA register is set, and both EnTXABT and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXABT or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXABT of MISTA register is set.  1'b0: TXABT of MISTA register is masked from Tx interrupt generation.  1'b1: TXABT of MISTA register can participate in Tx interrupt generation.
[20]	EnNCS	Enable No Carrier Sense Interrupt The EnNCS controls the NCS interrupt generation. If NCS of MISTA register is set, and both EnNCS and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnNCS or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the NCS of MISTA register is set.  1'b0: NCS of MISTA register is masked from Tx interrupt generation.  1'b1: NCS of MISTA register can participate in Tx interrupt generation.
[19]	EnEXDEF	Enable Defer Exceed Interrupt The EnEXDEF controls the EXDEF interrupt generation. If EXDEF of MISTA register is set, and both EnEXDEF and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnEXDEF or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the EXDEF of MISTA register is set. 1'b0: EXDEF of MISTA register is masked from Tx interrupt generation. 1'b1: EXDEF of MISTA register can participate in Tx interrupt generation.
[18]	EnTXCP	Enable Transmit Completion Interrupt The EnTXCP controls the TXCP interrupt generation. If TXCP of MISTA register is set, and both EnTXCP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXCP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXCP of MISTA register is set.  1'b0: TXCP of MISTA register is masked from Tx interrupt generation.  1'b1: TXCP of MISTA register can participate in Tx interrupt generation.
[17]	EnTXEMP	Enable Transmit FIFO Underflow Interrupt The EnTXEMP controls the TXEMP interrupt generation. If TXEMP of MISTA register is set, and both EnTXEMP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXEMP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXEMP of MISTA register is set. 1'b0: TXEMP of MISTA register is masked from Tx interrupt generation. 1'b1: TXEMP of MISTA register can participate in Tx interrupt generation.

Publication Release Date: Jun. 18, 2010



		AND A STATE OF THE PROPERTY OF
[16]	EnTXINTR	Enable Transmit Interrupt The EnTXINTR controls the Tx interrupt generation. If EnTXINTR is enabled and TXINTR of MISTA register is high, EMC generates the Tx interrupt to CPU. If EnTXINTR is disabled, no Tx interrupt is generated to CPU even the status bits 17~24 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Tx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Tx interrupt from EMC, disables this bit.  1'b0: TXINTR of MISTA register is masked and Tx interrupt generation is disabled.  1'b1: TXINTR of MISTA register is unmasked and Tx interrupt generation is enabled.
[14]	EnCFR	Enable Control Frame Receive Interrupt The EnCFR controls the CFR interrupt generation. If CFR of MISTA register is set, and both EnCFR and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCFR or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CFR of MISTA register is set.  1'b0: CFR of MISTA register is masked from Rx interrupt generation.  1'b1: CFR of MISTA register can participate in Rx interrupt generation.
[11]	EnRxBErr	Enable Receive Bus Error Interrupt The EnRxBErr controls the RxBerr interrupt generation. If RxBErr of MISTA register is set, and both EnRxBErr and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRxBErr or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RxBErr of MISTA register is set. 1'b0: RxBErr of MISTA register is masked from Rx interrupt generation. 1'b1: RxBErr of MISTA register can participate in Rx interrupt generation.
[10]	EnRDU	Enable Receive Descriptor Unavailable Interrupt The EnRDU controls the RDU interrupt generation. If RDU of MISTA register is set, and both EnRDU and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRDU or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RDU of MISTA register is set.  1'b0: RDU of MISTA register is masked from Rx interrupt generation.  1'b1: RDU of MISTA register can participate in Rx interrupt generation.
[9]	EnDEN	Enable DMA Early Notification Interrupt The EnDEN controls the DENI interrupt generation. If DENI of MISTA register is set, and both EnDEN and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDEN or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DENI of MISTA register is set.  1'b0: DENI of MISTA register is masked from Rx interrupt generation.  1'b1: DENI of MISTA register can participate in Rx interrupt generation.

Publication Release Date: Jun. 18, 2010

		2002
[8]	EnDFO	Enable Maximum Frame Length Interrupt The EnDFO controls the DFOI interrupt generation. If DFOI of MISTA register is set, and both EnDFO and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDFO or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DFOI of MISTA register is set.  1'b0: DFOI of MISTA register is masked from Rx interrupt generation.  1'b1: DFOI of MISTA register can participate in Rx interrupt generation.
[7]	EnMMP	Enable More Missed Packet Interrupt The EnMMP controls the MMP interrupt generation. If MMP of MISTA register is set, and both EnMMP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnMMP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the MMP of MISTA register is set.  1'b0: MMP of MISTA register is masked from Rx interrupt generation.  1'b1: MMP of MISTA register can participate in Rx interrupt generation.
[6]	EnRP	Enable Runt Packet Interrupt The EnRP controls the RP interrupt generation. If RP of MISTA register is set, and both EnRP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RP of MISTA register is set.  1'b0: RP of MISTA register is masked from Rx interrupt generation.  1'b1: RP of MISTA register can participate in Rx interrupt generation.
[5]	EnALIE	Enable Alignment Error Interrupt The EnALIE controls the ALIE interrupt generation. If ALIE of MISTA register is set, and both EnALIE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnALIE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the ALIE of MISTA register is set.  1'b0: ALIE of MISTA register is masked from Rx interrupt generation.  1'b1: ALIE of MISTA register can participate in Rx interrupt generation.
[4]	EnRXGD	Enable Receive Good Interrupt The EnRXGD controls the RXGD interrupt generation. If RXGD of MISTA register is set, and both EnRXGD and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXGD or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXGD of MISTA register is set.  1'b0: RXGD of MISTA register is masked from Rx interrupt generation.  1'b1: RXGD of MISTA register can participate in Rx interrupt generation.
[3]	EnPTLE	Enable Packet Too Long Interrupt The EnPTLE controls the PTLE interrupt generation. If PTLE of MISTA register is set, and both EnPTLE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnPTLE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the PTLE of MISTA register is set.  1'b0: PTLE of MISTA register is masked from Rx interrupt generation.  1'b1: PTLE of MISTA register can participate in Rx interrupt generation.

Publication Release Date: Jun. 18, 2010



[2]	EnRXOV	Enable Receive FIFO Overflow Interrupt The EnRXOV controls the RXOV interrupt generation. If RXOV of MISTA register is set, and both EnRXOV and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXOV or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXOV of MISTA register is set.  1'b0: RXOV of MISTA register is masked from Rx interrupt generation.  1'b1: RXOV of MISTA register can participate in Rx interrupt generation.
[1]	EnCRCE	Enable CRC Error Interrupt The EnCRCE controls the CRCE interrupt generation. If CRCE of MISTA register is set, and both EnCRCE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCRCE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CRCE of MISTA register is set.  1'b0: CRCE of MISTA register is masked from Rx interrupt generation.  1'b1: CRCE of MISTA register can participate in Rx interrupt generation.
[0]	EnRXINTR	Enable Receive Interrupt The EnRXINTR controls the Rx interrupt generation. If EnRXINTR is enabled and RXINTR of MISTA register is high, EMC generates the Rx interrupt to CPU. If EnRXINTR is disabled, no Rx interrupt is generated to CPU even the status bits 1~14 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Rx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Rx interrupt from EMC, disables this bit.  1'b0: RXINTR of MISTA register is masked and Rx interrupt generation is disabled.  1'b1: RXINTR of MISTA register is unmasked and Rx interrupt generation is enabled.

Publication Release Date: Jun. 18, 2010



#### MAC Interrupt Status Register (MISTA)

The MISTA keeps much EMC statuses, like frame transmission and reception status, internal FIFO status and also NATA processing status. The statuses kept in MISTA will trigger the reception or transmission interrupt. The MISTA is a write clear register and write 1 to corresponding bit clears the status and also clears the interrupt.

Register	Address	R/W	Description	Reset Value
MISTA	0xB000_30B0	R/W	MAC Interrupt Status Register	0x0000_0000

					The Control of the Co		
31	30	29	28	27	26	25	24
			Reserved			20/ 0	TxBErr
23	22	21	20	19	18	17	16
TDU	LC	TXABT	NCS	EXDEF	TXCP	TXEMP	TXINTR
15	14	13	12	11	10	9	8
Reserved	CFR	Rese	rved	RxBErr	RDU	DENI	DFOI
7	6	5	4	3	2	1	0
MMP	RP	ALIE	RXGD	PTLE	RXOV	CRCE	RXINTR

Bits	Descriptions	
[24]	TxBErr	Transmit Bus Error Interrupt The TxBErr high indicates the memory controller replies ERROR response while EMC access system memory through TxDMA during packet transmission process. Reset EMC is recommended while TxBErr status is high.  If the TxBErr is high and EnTxBErr of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TxBErr status.  1'b0: No ERROR response is received.  1'b1: ERROR response is received.
[23]	TDU	Transmit Descriptor Unavailable Interrupt  The TDU high indicates that there is no available Tx descriptor for packet transmission and TxDMA will stay at Halt state. Once, the TxDMA enters the Halt state, S/W must issues a write command to TSDR register to make TxDMA leave Halt state while new Tx descriptor is available.  If the TDU is high and EnTDU of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TDU status.  1'b0: Tx descriptor is available.

Publication Release Date: Jun. 18, 2010



[22]	LC	Late Collision Interrupt The LC high indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode. If the LC is high and EnLC of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the LC status.  1'b0: No collision occurred in the outside of 64 bytes collision window.  1'b1: Collision occurred in the outside of 64 bytes collision window.
[21]	ТХАВТ	Transmit Abort Interrupt The TXABT high indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.  If the TXABT is high and EnTXABT of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXABT status.  1'b0: Packet doesn't incur 16 consecutive collisions during transmission.  1'b1: Packet incurred 16 consecutive collisions during transmission.
[20]	NCS	No Carrier Sense Interrupt The NCS high indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode. If the NCS is high and EnNCS of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the NCS status.  1'b0: CRS signal actives correctly.  1'b1: CRS signal doesn't active at the start of or during the packet transmission.
[19]	EXDEF	Defer Exceed Interrupt The EXDEF high indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode.  If the EXDEF is high and EnEXDEF of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the EXDEF status.  1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).  1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (100Mbps).
[18]	ТХСР	Transmit Completion Interrupt The TXCP indicates the packet transmission has completed correctly. If the TXCP is high and EnTXCP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXCP status. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed.

Publication Release Date: Jun. 18, 2010



[17]	ТХЕМР	Transmit FIFO Underflow Interrupt  The TXEMP high indicates the TxFIFO underflow occurred during packet transmission. While the TxFIFO underflow occurred, the EMC will retransmit the packet automatically without S/W intervention. If the TxFIFO underflow occurred often, it is recommended that modify TxFIFO threshold control, the TxTHD of FFTCR register, to higher level.  If the TXEMP is high and EnTXEMP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXEMP status.  1'b0: No TxFIFO underflow occurred during packet transmission.
[16]	TXINTR	Transmit Interrupt The TXINTR indicates the Tx interrupt status. If TXINTR high and its corresponding enable bit, EnTXINTR of MISTA register, is also high indicates the EMC generates Tx interrupt to CPU. If TXINTR is high but EnTXINTR of MISTA is disabled, no Tx interrupt is generated. The TXINTR is a logic OR result of the bits 17~24 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 17~24 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the TXINTR will be high. Because the TXINTR is a logic OR result, clears bits 17~24 of MISTA register makes TXINTR be cleared, too.  1'b0: No status of bits 17~24 in MISTA is set or no enable of bits 17~24 in MIEN is turned on.  1'b1: At least one status of bits 17~24 in MISTA is set and its corresponding enable bit is turned on.
[14]	CFR	Control Frame Receive Interrupt The CFR high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. If the CFR is high and EnCFR of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CFR status. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame.
[11]	RxBErr	Receive Bus Error Interrupt The RxBErr high indicates the memory controller replies ERROR response while EMC access system memory through RxDMA during packet reception process. Reset EMC is recommended while RxBErr status is high. If the RxBErr is high and EnRxBErr of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RxBErr status.  1'b0: No ERROR response is received.  1'b1: ERROR response is received.

Publication Release Date: Jun. 18, 2010



[10]	RDU	Receive Descriptor Unavailable Interrupt  The RDU high indicates that there is no available Rx descriptor for packet reception and RxDMA will stay at Halt state. Once, the RxDMA enters the Halt state, S/W must issues a write command to RSDR register to make RxDMA leave Halt state while new Rx descriptor is available.  If the RDU is high and EnRDU of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RDU status.  1'b0: Rx descriptor is available.  1'b1: Rx descriptor is unavailable.
[9]	DENI	DMA Early Notification Interrupt The DENI high indicates the EMC has received the Length/Type field of the incoming packet. If the DENI is high and EnDENI of MIEN register is enabled, the RXINTR will be high. Write 1 to this bit clears the DENI status. 1'b0: The Length/Type field of incoming packet has not received yet. 1'b1: The Length/Type field of incoming packet has received.
[8]	DFOI	Maximum Frame Length Interrupt The DFOI high indicates the length of the incoming packet has exceeded the length limitation configured in DMARFC register and the incoming packet is dropped. If the DFOI is high and EnDFO of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DFOI status.  1'b0: The length of the incoming packet doesn't exceed the length limitation configured in DMARFC.  1'b1: The length of the incoming packet has exceeded the length limitation configured in DMARFC.
[7]	ММР	More Missed Packet Interrupt The MMP high indicates the MPCNT, Missed Packet Count, has overflow. If the MMP is high and EnMMP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the MMP status. 1'b0: The MPCNT has not rolled over yet. 1'b1: The MPCNT has rolled over yet.
[6]	RP	Runt Packet Interrupt  The RP high indicates the length of the incoming packet is less than 64 bytes, and the packet is dropped. If the ARP of MCMDR register is set, the short packet is regarded as a good packet and RP will not be set.  If the RP is high and EnRP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RP status.  1'b0: The incoming frame is not a short frame or S/W wants to receive a short frame.  1'b1: The incoming frame is a short frame and dropped.
[5]	ALIE	Alignment Error Interrupt The ALIE high indicates the length of the incoming frame is not a multiple of byte. If the ALIE is high and EnALIE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the ALIE status.  1'b0: The frame length is a multiple of byte.  1'b1: The frame length is not a multiple of byte.

144

Publication Release Date: Jun. 18, 2010 Revision: A3



		20.2
[4]	RXGD	Receive Good Interrupt The RXGD high indicates the frame reception has completed. If the RXGD is high and EnRXGD of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXGD status. 1'b0: The frame reception has not complete yet. 1'b1: The frame reception has completed.
[3]	PTLE	Packet Too Long Interrupt The PTLE high indicates the length of the incoming packet is greater than 1518 bytes and the incoming packet is dropped. If the ALP of MCMDR register is set, the long packet will be regarded as a good packet and PTLE will not be set.  If the PTLE is high and EnPTLE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the PTLE status.  1'b0: The incoming frame is not a long frame or S/W wants to receive a long frame.  1'b1: The incoming frame is a long frame and dropped.
[2]	RXOV	Receive FIFO Overflow Interrupt  The RXOV high indicates the RxFIFO overflow occurred during packet reception. While the RxFIFO overflow occurred, the EMC drops the current receiving packer. If the RxFIFO overflow occurred often, it is recommended that modify RxFIFO threshold control, the RxTHD of FFTCR register, to higher level.  If the RXOV is high and EnRXOV of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXOV status.  1'b0: No RxFIFO overflow occurred during packet reception.  1'b0: RxFIFO overflow occurred during packet reception.
[1]	CRCE	CRC Error Interrupt The CRCE high indicates the incoming packet incurred the CRC error and the packet is dropped. If the AEP of MCMDR register is set, the CRC error packet will be regarded as a good packet and CRCE will not be set.  If the CRCE is high and EnCRCE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CRCE status.  1'b0: The frame doesn't incur CRC error.  1'b1: The frame incurred CRC error.

Publication Release Date: Jun. 18, 2010

[0]	RXINTR	Receive Interrupt The RXINTR indicates the Rx interrupt status.  If RXINTR high and its corresponding enable bit, EnRXINTR of MISTA register, is also high indicates the EMC generates Rx interrupt to CPU. If RXINTR is high but EnRXINTR of MISTA is disabled, no Rx interrupt is generated.  The RXINTR is logic OR result of the bits 1~14 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 1~14 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the RXINTR will be high.  Because the RXINTR is a logic OR result, clears bits 1~14 of MISTA register makes RXINTR be cleared, too.  1'b0: No status of bits 1~14 in MISTA is set or no enable of bits 1~14 in MIEN is turned on.  1'b1: At least one status of bits 1~14 in MISTA is set and its corresponding enable bit is turned on.
-----	--------	---

146

Publication Release Date: Jun. 18, 2010



#### MAC General Status Register (MGSTA)

The MGSTA also keeps the statuses of EMC. But the statuses in the MGSTA will not trigger any interrupt. The MGSTA is a write clear register and write 1 to corresponding bit clears the status.

Register	Address	R/W	Description	Reset Value
MGSTA	0xB000_30B4	R/W	MAC General Status Register	0x0000_0000

					227		
31	30	29	28	27	26	25	24
			Rese	erved	50	5 (Cs.	
23	22	21	20	19	18	17	16
			Rese	erved		CON 7	
15	14	13	12	11	10	9	8
	Rese	rved		TXHA	SQE	PAU	DEF
7	6	5	4	3	2	1	0
	CC	NT		Reserved	RFFull	RXHA	CFR

Bits	Descriptions	
[11]	тхна	Transmission Halted Default Value: 1'b0 The TXHA high indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be halted.
[10]	SQE	Signal Quality Error Default Value: 1'b0 The SQE high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode.  1'b0: No SQE error found at end of packet transmission.  1'b0: SQE error found at end of packet transmission.
[9]	PAU	Transmission Paused Default Value: 1'b0 The PAU high indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused.
[8]	DEF	Deferred Transmission Default Value: 1'b0 The DEF high indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once.

Publication Release Date: Jun. 18, 2010



[7:4]	CCNT	Collision Count Default Value: 4'h0 The CCNT indicates the how many collisions occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.
[2]	RFFull	RxFIFO Full Default Value: 1'b0 The RFFull indicates the RxFIFO is full due to four 64-byte packets are kept in RxFIFO and the following incoming packet will be dropped. 1'b0: The RxFIFO is not full. 1'b1: The RxFIFO is full and the following incoming packet will be dropped.
[1]	RXHA	Receive Halted Default Value: 1'b0 The RXHA high indicates the next normal packet reception process will be halted because the bit RXON of MCMDR is disabled be S/W. 1'b0: Next normal packet reception process will go on. 1'b1: Next normal packet reception process will be halted.
[0]	CFR	Control Frame Received Default Value: 1'b0 The CFR high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame.

Publication Release Date: Jun. 18, 2010

#### Missed Packet Count Register (MPCNT)

The MPCNT keeps the number of packets that were dropped due to various types of receive errors. The MPCNT is a read clear register. In addition, S/W also can write an initial value to MPCNT and the missed packet counter will start counting from that initial value. If the missed packet counter is overflow, the MMP of MISTA will be set.

Register	Address	R/W	Description	Reset Value
MPCNT	0xB000_30B8	R/W	Missed Packet Count Register	0x0000_7FFF

					5-6-77	2 11 0		
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	rved		(0)		
15	14	13	12	11	10	9	8	
			MI	PC		S .		
7	6	5	4	3	2	1	0	
			MI	PC			9/2	

Bits	Descriptions	
[15:0]	МРС	Miss Packet Count Default Value: 16'h7FF The MPC indicates the number of packets that were dropped due to various types of receive errors. The following type of receiving error makes missed packet counter increase:  Incoming packet is incurred RxFIFO overflow. Incoming packet is dropped due to RXON is disabled. Incoming packet is incurred CRC error.

149

Publication Release Date: Jun. 18, 2010



#### **MAC Receive Pause Count Register (MRPC)**

The EMC of NUC920ABN supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored in the MRPC register. The MRPC register will keep the same while Tx of EMC is pausing due to the PAUSE control frame is received. The MRPC is read only and write to this register has no effect.

Register	Address	R/W	Description	Reset Value
MRPC	0xB000_30BC	R	MAC Receive Pause Count Register	0x0000_0000

					5-6-77	0 11 0	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Rese	erved		(0)	
15	14	13	12	11	10	9	8
			MR	RPC			
7	6	5	4	3	2	1	0
			MR	RPC			9/2

Bits	Descriptions	
[15:0]	MRPC	MAC Receive Pause Count Default Value: 16'h0 The MRPC keeps the operand field of the PAUSE control frame. It indicates how many slot time (512 bit time) the Tx of EMC will be paused.

150

Publication Release Date: Jun. 18, 2010

#### **MAC Receive Pause Current Count Register (MRPCC)**

The EMC of NUC920ABN supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored into a down count timer. The MRPCC shows the current value of that down count timer for S/W to know how long the Tx of EMC will be paused. The MRPCC is read only and write to this register has no effect.

Register	Address	R/W	Description	Reset Value
MRPCC	0xB000_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000

					5-6-77	2 11 2	
31	30	29	28	27	26	25	24
			Rese	erved		20/ 6	
23	22	21	20	19	18	17	16
			Rese	erved		Y(O)	
15	14	13	12	11	10	9	8
			MRI	PCC			
7	6	5	4	3	2	1	0
			MRI	PCC			9/2

Bits	Descriptions	
[15:0]	MRPCC	MAC Receive Pause Current Count Default Value: 16'h0 The MRPCC shows the current value of that down count timer. If a new PAUSE control frame is received before the timer count down to zero, the new operand of the PAUSE control frame will be stored into the down count timer and the timer starts count down from the new value.

Publication Release Date: Jun. 18, 2010

#### **MAC Remote Pause Count Register (MREPC)**

The EMC of NUC920ABN supports the PAUSE control frame transmission. After the PAUSE control frame is transmitted out completely, a timer starts to count down from the value of operand of the transmitted PAUSE control frame. The MREPC shows the current value of this down count timer. The MREPC is read only and write to this register has no effect.

Register	Address	R/W	Description	Reset Value
MREPC	0xB000_30C4	R	MAC Remote Pause Count Register	0x0000_0000

					5-6-77	2 11 2	
31	30	29	28	27	26	25	24
			Rese	erved	-	20%	
23	22	21	20	19	18	17	16
			Rese	erved		Y(O)	
15	14	13	12	11	10	9	8
			MR	EPC		5	
7	6	5	4	3	2	1	0
			MR	EPC			975

Bits	Descriptions	
[15:0]	MREPC	MAC Remote Pause Count Default Value: 16'h0 The MREPC shows the current value of the down count timer that starts to count down from the value of operand of the transmitted PAUSE control frame.

Publication Release Date: Jun. 18, 2010



#### **DMA Receive Frame Status Register (DMARFS)**

The DMARFS is used to keep the Length/Type field of each incoming Ethernet packet. This register is writing clear, and writes 1 to corresponding bit clears the bit.

Register	Address	R/W	Description	Reset Value
DMARFS	0xB000_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000

					1/3/3				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			RX	FLT		10%			
7	6	5	4	3	2	1	0		
		•	RX	FLT		9	12/11/2		

Bits	Descriptions	
[15:0]	RXFLT	Receive Frame Length/Type Default Value: 16'h0 The RXFLT keeps the Length/Type field of each incoming Ethernet packet. If the bit EnDEN of MIEN is enabled and the Length/Type field of incoming packet has received, the bit DENI of MISTA will be set and trigger interrupt. And, the content of Length/Type field will be stored in RXFLT.

Publication Release Date: Jun. 18, 2010



### **Current Transmit Descriptor Start Address Register (CTXDSA)**

Register	Address	R/W	Descript	Description				Reset Value
CTXDSA	0xB000_30CC	R	Current Register	Transmit	Descriptor	Start	Address	0x0000_0000

31	30	29	28	27	26	25	24
CTXDSA							
23	22	21	20	19	18	17	16
CTXDSA							
15	14	13	12	11	10	9	8
			СТХ	DSA		27	202
7	6	5	4	3	2	1	0
			СТХ	DSA		~	(0)

Bits	Descriptions	
		Current Transmit Descriptor Start Address Default Value: 32'h0
[31:0]	CTXDSA	The CTXDSA keeps the start address of Tx descriptor that is used by TxDMA currently. The CTXDSA is read only and write to this register has no effect.

154

Publication Release Date: Jun. 18, 2010



# **Current Transmit Buffer Start Address Register (CTXBSA)**

Register	Address	R/W	Description	Reset Value
CTXBSA	0xB000_30D0	R	Current Transmit Buffer Start Address Register	0x0000_0000

31	30	29	28	27	26	25	24			
CTXBSA										
23	22	21	20	19	18	17	16			
	CTXBSA									
15	14	13	12	11	10	9	8			
	CTXBSA									
7	6	5	4	3	2	1	0			
	CTXBSA									

Bits	Descriptions	
[31:0]	CTXBSA	Current Transmit Buffer Start Address Default Value: 32'h0 The CTXDSA keeps the start address of Tx frame buffer that is used by TxDMA currently. The CTXBSA is read only and write to this register has no effect.

155

Publication Release Date: Jun. 18, 2010



# **Current Receive Descriptor Start Address Register (CRXDSA)**

Register	Address	R/W	Descript	Description				
CRXDSA	0xB000_30D4	R	Current Register	Receive	Descriptor	Start	Address	0x0000_0000

					717 130 7000					
31	30	29	28	27	26	25	24			
CRXDSA										
23	22	21	20	19	18	17	16			
CRXDSA										
15	14	13	12	11	10	9	8			
			CRX	DSA		27	60 Z			
7	6	5	4	3	2	1	0			
CRXDSA										

Bits	Descriptions	
		Current Receive Descriptor Start Address Default Value: 32'h0
[31:0]	CRXDSA	The CRXDSA keeps the start address of Rx descriptor that is used by RxDMA currently. The CRXDSA is read only and write to this register has no effect.

156

Publication Release Date: Jun. 18, 2010



# **Current Receive Buffer Start Address Register (CRXBSA)**

Register	Address	R/W	Description	Reset Value
CRXBSA	0xB000_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000

					13 37					
31	30	29	28	27	26	25	24			
CRXBSA										
23	22	21	20	19	18	17	16			
	CRXBSA									
15	14	13	12	11	10	9	8			
			CRX	BSA		CON 1	9			
7	6	5	4	3	2	1	0			
	CRXBSA									

Bits	Descriptions	
		Current Receive Buffer Start Address Default Value: 32'h0
[31:0]	CRXBSA	The CRXBSA keeps the start address of Rx frame buffer that is used by RxDMA currently. The CRXBSA is read only and write to this register has no effect.

157

Publication Release Date: Jun. 18, 2010



# 6.6.4 Operation Notes

#### MII Management Interface

The operation mode between EMC and external PHY must be identically. Consequently, S/W has to access control register of external PHY through MII management interface to get operation information of PHY. To issue MII management command to access external PHY, the MIID and MIIDA registers can be used. And, while using MII management interface, the EnMDC of MCMDR register must be set to high.

#### **EMC Initial**

If S/W wants to enable EMC for packet transmission and reception, the TXON and RXON of MCMDR register must be enabled. But, before enabling TXON and RXON, the following issues must be noted.

For packet transmission, the Tx descriptor link list and Tx frame buffer must be prepared and TXDLSA.

For packet transmission, the Tx descriptor link list and Tx frame buffer must be prepared and TXDLSA must be configured.

For incoming packet's destination MAC address recognition, the CAMCMR, CAMEN, CAMXM and CAMXL registers must be configured. For incoming packet's buffering, the Rx descriptor link list and Rx frame buffer must be prepared and RXDLSA register must be configured.

Besides, the interrupt status that S/W wants to know must be enabled through MIEN register.

Finally, the EMC operation mode control bits of MCMDR must be configured and TXON and RXON must be enabled.

#### **MAC Interrupt Status Register (MISTA)**

The MISTA register keeps the status of EMC operation. It is recommended that S/W must enable four interrupt statuses at least. They are TxBErr, RxBErr, TDU and RDU.

While EMC accesses memory, it reports the memory error through TxBErr or TxBErr status. If any of them actives, the reset EMC is recommended.

For packet transmission, a valid Tx descriptor is required, and for packet reception, a valid Rx one is. If EMC cannot find a valid Tx or Rx descriptor, it sets TDU or RDU to high respectively. After S/W releases a valid Tx or Rx descriptor to EMC, writing TSDR or RSDR register to enable packet transmission and reception again is needed.

#### **Pause Control Frame Transmission**

The EMC support the PAUSE control frame transmission for flow control while EMC is operating on full-duplex mode. The register CAM13M, CAM13L, CAM14M, CAM14L, CAM15M and CAM15L are designed for this purpose.

For PAUSE control frame transmission, first, S/W must configure destination MAC address of control frame into the register pair {CAM13M, CAM13L}, source MAC address into the register pair {CAM14M, CAM14L}, and configure length/type, op-code and operand of control frame into the register pair {CAM15M, CAM15L}. The bit CAM13EN, CAM14EN and CAM15EN of CAMEN register are also needed be enabled. Then, set bit SDPZ of MCMDR register to high to enable PAUSE control frame transmission. After the PAUSE control frame transmission completed, the SDPZ will be cleared automatically.

#### Internal Loop-back

If the LBK of MCMDR register is set, the EMC operates on internal loop-back mode. While EMC operates on internal loop-back mode, it also means EMC operates on full-duplex mode, and the value of FDUP of MCMDR register is ignored.

Publication Release Date: Jun. 18, 2010

#### 6.7 GDMA Controller

#### 6.7.1 Overview & Features

The chip has a two-channel general DMA controller with or without descriptor fetch operation, called the GDMA. The two-channel GDMA performs the following data transfers without the CPU intervention:

- Memory-to-memory (memory to/from memory)
- Memory -to IO
- IO- to -memory

The on-chip GDMA can be started by the software or external DMA request nXDREQ0/1. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The GDMA controller can increment source or destination address, decrement them as well, and conduct 8-bit (byte), 16-bit (halfword), or 32-bit (word) data transfers.

# 6.7.2 GDMA Non-Descriptor Functional Description

The GDMA directly transfers data between source and destination. The GDMA starts to transfer data after it receives service requests from nXDREQ0/1 signal or software. When the entire data have been transferred completely, the GDMA becomes idle. Nevertheless, if another transfer is needed, then the GDMA must be programmed again. There are three transfer modes:

#### **Single Mode**

Single mode requires a GDMA request for each data transfer. A GDMA request (nXDREQ0/1 or software) causes one byte, one half-word, or one word to transfer if the 4-data burst mode is disabled, or four times of transfer width is the 4-data burst mode is enabled.

#### **Block Mode**

The assertion of a single GDMA request causes all of the data to be transferred in a single operation. The GDMA transfer is completed when the current transfer count register reaches zero.

#### **Demand Mode**

The GDMA continues transferring data until the GDMA request input nXDREQ0/1 becomes inactive.

Publication Release Date: Jun. 18, 2010

# 6.7.3 GDMA Descriptor Functional Description

The descriptor-fetch function works when run-bit (bit-3) is set and non-dsptrmode-bit (bit-2) is cleared in Descriptor Register (GDMA\_DADRx) and the GDMA\_CTLx bit setting as following table. The Non-descriptor-fetch function works when software triggers the [softreq] bit (bit-16) and the [gdmaen] bit (bit-0) in GDMA\_CTLx Register. If the [softreq] set to zero and the [GDMAMS] (bit2-3) set as 01 or 10 will start the I/O to memory function. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The GDMA controller can increase source or destination address, decrease them as well, and conduct 8-bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.

Operation Mode relevant to enable bit


Mode	Enable bit
Non-Descriptor Mode with SW Enable	GDMA_CTLx : gdmaen[0] softreq[16] gdmams[3:2]
Non-Descriptor Mode with I/O Enable	GDMA_CTLx : gdmaen[0] gdmams[3:2]
Descriptor Mode with SW Enable	GDMA_DADRx : run[3] non-dsptrmode[2];
	GDMA_CTLx in Descriptor List: gdmaen[0] gdmams[3:2]
Descriptor Mode with I/O Enable	GDMA_DADRx : run[3] non-dsptrmode[2];
	GDMA_CTLx in Descriptor List: gdmaen[0] gdmams[3:2]

160

Publication Release Date: Jun. 18, 2010

#### 6.7.3.1 Descriptor Fetch Function

The Illustration of Descriptor list fetches:



161

Publication Release Date: Jun. 18, 2010

Descriptor-based function (GDMA\_DADRx [NON\_DSPTRMODE] = 0) operate in the following condition:

#### **Memory to Memory**

- 1. Software can write a value 0x04 to current GDMA\_DADRx register to reset the register and disable Descriptor based function first.
- 2. Then software can program the bits of [Descriptor Address], [RUN], [NON\_DSPTRMODE] and [ORDEN] to the GDMA\_DADRx register to enable Descriptor based function. (The Descriptor can only work when the [RUN] [3] is set and [NON\_DSPTRMODE] [2] bit is cleared properly.)
- 3. After sets current GDMA\_DADRx register, the GDMA will fetch four-word information from memory immediately which contains the next Descriptor address, Source Address, Destination Address and Command information. (Command information consists of control and counter registers)

NOTE: GDMA will read the descriptor list from memory such the diagram above and write back to GDMA internal register (next GDMA\_DADRx), GDMA\_SRCBx, GDMA\_DSTBx, GDMA\_CTLx and GDMA\_TCNTx registers. The most important one of write back is command information, which will separate some bits of command information into control and counter registers respectively. The first fourteen bits of the MSB of the Command information in Descriptor list will be written back to GDMA\_TCNTx register, and the others bits of the Command information will be written back to GDMA\_CTLx register. The control register part of the Command information will update the GDMA\_CTLx register during every descriptor fetch. The allocation of command information is described at GDMA Register Descriptions.

#### The Allocation of Command Information in Descriptor List:

31	30	29	28	27	26	25	24			
	GDMA_TCNTx[13:6] ← Command Info[31:24]									
23	23 22 21 20 19 18									
600	GDMA_TC	NTx[5:0] ← Con	nmand Info[	23:18]		BLOCK	SOFTREQ			
15	14	13	12	11	10	9	8			
RESERVED	RESERVED	TW	S	RESERVED	D_INTS	RESERVED	RESERVED			
7	6	5	4	1	0					
SAFIX	DAFIX	SADIR	DADIR GDMAMS		BME	GDMAEN				

- 4. GDMA will depend on the information to request a bus ownership and start the data transfer when GDMA has gotten a bus grant from the arbiter, otherwise, it will wait until get bus grant. The data transfer direction is dependent on the Control register.
- 5. The GDMA transfers data and releases bus at every burst transfer. The GDMA will stop transfer for current descriptor when the counter is decreased to zero. The current GDMA\_DADRx will be updated by next GDMA\_DADRx at end of each descriptor transfer.
- 6. The GDMA is running consecutively unless the next GDMA\_DADRx[RUN] bit is zero or interrupt status bit of GDMA\_INTCS register is cleared. The CPU can recognize the completion of a GDMA descriptor fetch operation by polling the current GDMA\_DADRx[NON\_DSPTRMODE] bit or set the GDMA\_CTLx[D\_INTS] to receive a interrupt from GDMA.(Note: The recommendation is the [NON\_DSPTRMODE] bit in list is set at the same time)
- 7. When an error occurs in the descriptor operation, GDMA will clear [RUN] bit and stop channel operation

Publication Release Date: Jun. 18, 2010



immediately. Software can reset the channel, and sets the current GDMA\_DADRx [RUN] register to start again.

#### Memory to I/O and I/O to Memory

- 1. Software must set the [REQ\_ATV], [ACK\_ATV] and [GDMAMS] bits in GDMA\_CTLx register corresponding to I/O pin with pull high or pull low properly first, and then set the current GDMA\_DADRx to start the I/O to Memory with descriptor fetch transfer.
- 2. The descriptor lists stop transfer until the RUN bit was zero in descriptor list when external I/O request triggered once.
- 3. Each GDMA lists can operate after clearing interrupt status. The descriptor lists stop transfer until the RUN bit was zero or interrupt status was set.
- 4. The next Descriptor address, Source Address, Destination Address and Command information must be set properly in every Descriptor list. Especially, every bit of the Command information will update the GDMA\_CTLx and GDMA\_TCNTx registers at every initiation of descriptor list.

NOTE: The [BLOCK] bit of GDMA\_CTLx register is disabled when the descriptor mode of the I/O to memory is enabled.

NOTE: GDMA can change mode with following description:

Descriptor-fetch of each channel can be stopped until the current transfer list done. Software can change Descriptor mode to Non-Descriptor mode by writing 0x04 to GDMA\_DADRx register during the current descriptor transfer operating.

Non-Descriptor fetch can be stopped until current transfer count finished when software programs the GDMA\_CTLx register with gdmaen bit cleared or softreq cleared.

NOTE: Once software programs the current GDMA\_DADRx register, GDMA will fetch the descriptor list from memory and fill the data to next GDMA\_DADRx, current GDMA\_SRCBx, current GDMA\_DSTBx, current GDMA\_CTLx and current GDMA\_TCNTx registers automatically. The fourth word in descriptor list includes the information for GDMA\_CTLx and GDMA\_TCNTx registers.

NOTE: The descriptor fetch function only occurs when current GDMA\_DADRx [RUN] bit is set and GDMA\_DADRx [NON\_DSPTRMODE] is cleared. The current GDMA\_DADRx will be updated by next GDMA\_DADRx at every descriptor stops.

# 6.7.3.2 Ordering function in Descriptor fetch mode

This function determines the source of next descriptor address. If [ORDEN] is set, the GDMA controller fetches the next descriptor from current GDMA DADRx [Descriptor Address] + 16 bytes.

If this bit is cleared, GDMA fetches the next descriptor from the current GDMA\_DADRx [Descriptor Address].

GDMA\_DADRx [ORDEN] is only relevant to descriptor-fetch function (GDMA\_DADRx [NON\_DSPTRMODE] = 0).

Publication Release Date: Jun. 18, 2010

#### 6.7.3.3 Channel Reset

The Channel reset is turned on when the bit-0 of GDMA\_DADRx is set. This function will clear all status and stop the descriptor based function relative to individual channel. The GDMA\_DADRx register value is 0x05h when reset bit is set.

#### 6.7.3.4 Non-Descriptor Fetch Function

The non-descriptor-fetch function will take place when current GDMA\_DADRx [NON\_DSPTRMODE] is set and the GDMA\_DADRx register will have no any intention for the GDMA controller.

The default value of GDMA\_DADRx is 0x04. Software can clear GDMA\_DADRx with value 0x04 as well. In this mode, software should write a valid source address to the GDMA\_SRCBx register, a destination address to the GDMA\_DSTBx register, and a transfer count to the GDMA\_TCNTx register. Next, the GDMA\_CTLx of [gdmaen] and [softreq] bits must be set. A non-descriptor fetch is performed when bus granted. After transferring a number of bytes or words correspond with burst mode or not, the channel either waits for the next request or continues with the data transfer until the GDMA\_CTCNTx reaches zero. When GDMA\_CTCNTx reaches zero, the channel stops operation.

When an error occurs during the GDMA operation, the channel stops unless software clears the error condition and sets the GDMA\_CTLx of [gdmaen] and [softreq] bits field to start again.

164

Publication Release Date: Jun. 18, 2010



# 6.7.4 GDMA Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value
GDMA_BA = 0xB	000_4000	<del>-</del>		<del>-</del>
Channel 0				
GDMA_CTL0	0xB000_4000	R/W	Channel 0 Control Register	0x0000_0000
GDMA_SRCB0	0xB000_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
GDMA_DSTB0	0xB000_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
GDMA_TCNTO	0xB000_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000
GDMA_CSRC0	0xB000_4010	R	Channel 0 Current Source Address Register	0x0000_0000
GDMA_CDST0	0xB000_4014	R	Channel 0 Current Destination Address Reg.	0x0000_0000
GDMA_CTCNTO	0xB000_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
GDMA_DADR0	0xB000_401C	R/W	Channel 0 Descriptor Address Register	0x0000_0004
Channel 1				
GDMA_CTL1	0xB000_4020	R/W	Channel 1 Control Register	0x0000_0000
GDMA_SRCB1	0xB000_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000
GDMA_DSTB1	0xB000_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000
GDMA_TCNT1	0xB000_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000
GDMA_CSRC1	0xB000_4030	R	Channel 1 Current Source Address Register	0x0000_0000
GDMA_CDST1	0xB000_4034	R	Channel 1 Current Destination Address Reg.	0x0000_0000
GDMA_CTCNT1	0xB000_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000
GDMA_DADR1	0xB000_403C	R/W	Channel 1 Descriptor Address Register	0x0000_000 4
GDMA_INTBUF 0	0xB000_4080	R	GDMA Internal Buffer Word 0	0x0000_000
GDMA_INTBUF 1	0xB000_4084	R	GDMA Internal Buffer Word 1	0x0000_000
GDMA_INTBUF 2	0xB000_4088	R	GDMA Internal Buffer Word 2	0x0000_000
GDMA_INTBUF 3	0xB000_408C	R	GDMA Internal Buffer Word 3	0x0000_0000
GDMA_INTBUF 4	0xB000_4090	R	GDMA Internal Buffer Word 4	0x0000_000
GDMA_INTBUF	0xB000_4094	R	GDMA Internal Buffer Word 5	0x0000_000

165

Publication Release Date: Jun. 18, 2010



5			27	0
GDMA_INTBUF 6	0xB000_4098	R	GDMA Internal Buffer Word 6	0x0000_000 0
GDMA_INTBUF 7	0xB000_409C	R	GDMA Internal Buffer Word 7	0x0000_000 0
GDMA_INTCS	0xB000_40A0	R/W	Interrupt Control and Status Register (2 Chs)	0x0000_000 0

166

Publication Release Date: Jun. 18, 2010



#### Channel 0/1 Control Register (GDMA\_CTL0, GDMA\_CTL1)

Register Address R/		R/W	Description	Reset Value	
GDMA_CTL0	0xB000_4000	R/W	Channel 0 Control Register	0x0000_0000	
GDMA_CTL1	0xB000_4020	R/W	Channel 1 Control Register	0x0000_0000	

The control registers has two formats for descriptor fetch and non-descriptor fetch function respectively. The functionality of each control bit is described in following table.

#### 1. Non-Descriptor fetches Mode

	A Mark							
31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
RESERVED	SABNDERR	DABNDERR	RESERVED	AUTOIEN	RESERVED	BLOCK	SOFTREQ	
15	14	13	12	11	10	9	8	
DM	RESERVED	ΤV	vs	SBMS	RESERVED	RESERVED	RESERVED	
7	6	5	4	3	2	1	0	
SAFIX	DAFIX	SADIR	DADIR	GDN	IAMS	BME	GDMAEN	

#### 2. Descriptor fetches Mode

31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
RESERVE D	SABNDERR	DABNDERR	RESERVED	RESERVED	RESERVED	BLOCK	SOFTREQ		
15	14	13	12	11	10	9	8		
RESERVE D	RESERVED	TW	TWS		D_INTS	RESE	RVED		
7	6	5	4	3	2	1	0		
SAFIX	DAFIX	SADIR	DADIR	GDM	AMS	BME	GDMAEN		

#### NOTE:

- □ The bit [REQ\_ATV] and [ACK\_ATV] must be set first before using I/O to Memory mode with Descriptor fetch transfer. These two bits cannot do any setup in command information within descriptor list configuration. The [SABNDERR], [DABNDERR], [GDMAERR] can also be read at descriptor fetch mode.
- □ Regardless of GDMA operate in descriptor mode or non-descriptor mode, when transfer width is 16-bit (half word) and the address with decrement function enable for starting source address or destination address or both are used should set the least two bit of addresses is 0xF.

Publication Release Date: Jun. 18, 2010



**Control Register of Non-Descriptor fetches Mode:** 

Bits	Descriptions	
[25]	REQ_ATV	REQ_ATV [25]: nXDREQ High/Low active selection If REQ_ATV [25] =0, nXDREQ is LOW active. If REQ_ATV [25] =1, nXDREQ is HIGH active.
[24]	ACK_ATV	ACK_ATV [24]: nXDACK High/Low active selection If ACK_ATV [24] =0, nXDACK is LOW active. If ACK_ATV [24] =1, nXDACK is HIGH active.
[22]	SABNDERR	Source Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00  If TWS [13:12]=01, GDMA_SRCB [0] should be 0  Except the SADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_SRCB is on the boundary alignment.  1 = the GDMA_SRCB not on the boundary alignment  The SABNDERR register bits just can be read only.
[21]	DABNDERR	Destination Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00  If TWS [13:12]=01, GDMA_DSTB [0] should be 0  Except the SADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_DSTB is on the boundary alignment.  1 = the GDMA_DSTB not on the boundary alignment  The DABNDERR register bits just can be read only.
[19]	AUTOIEN	Auto initialization Enable  0 = Disables auto initialization  1 = Enables auto initialization, the GDMA_CSRCO/1, GDMA_CDSTO/1, and GDMA_CTCNTO/1 registers are updated by the GDMA_SRCO/1, GDMA_DSTO/1, and GDMA_TCNTO/1 registers automatically when transfer is complete.  GDMA will start another transfer when SOFTREQ set again.
[17]	BLOCK	Bus Lock 0 = Unlocks the bus during the period of transfer 1 = locks the bus during the period of transfer
[16]	SOFTREQ	Software Triggered GDMA Request Software can request the GDMA transfer service by setting this bit to 1. This bit is automatically cleared by hardware when the transfer is completed. This bit is available only while GDMAMS [3:2] register bits are set on software mode (memory to memory and memory to I/O).

Publication Release Date: Jun. 18, 2010



[15]	DM	Demand Mode  0 = Normal external GDMA mode  1 = When this bit is set to 1, the external GDMA operation is speeded up. When external GDMA device is operating in the demand mode, the GDMA transfers data as long as the external GDMA request signal nXDREQ0/1 is active. The amount of data transferred depends on how long the nXDREQ0/1 is active. When the nXDREQ0/1 is active and GDMA gets the bus in Demand mode, DMA holds the system bus until the nXDREQ0/1 signal becomes non-active. Therefore, the period of the active nXDREQ0/1 signal should be carefully tuned such that the entire operation does not exceed an acceptable interval (for example, in a DRAM refresh operation).
[13:12]	TWS	Transfer Width Select  00 = One byte (8 bits) is transferred for every GDMA operation  01 = One half-word (16 bits) is transferred for every GDMA operation  10 = One word (32 bits) is transferred for every GDMA operation  11 = Reserved  The GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection
[11]	SBMS	Single/Block Mode Select  0 = Selects single mode. It requires an external GDMA request for every incurring GDMA operation.  1 = Selects block mode. It requires a single external GDMA request during the atomic GDMA operation. An atomic GDMA operation is defined as the sequence of GDMA operations until the transfer count register reaches zero.
[7]	SAFIX	Source Address Fixed  0 = Source address is changed during the GDMA operation  1 = Do not change the destination address during the GDMA operation.  This feature can be used when data were transferred from a single source to multiple destinations.
[6]	DAFIX	Destination Address Fixed  0 = Destination address is changed during the GDMA operation  1 = Do not change the destination address during the GDMA operation.  This feature can be used when data were transferred from multiple sources to a single destination.
[5]	DADIR	Source Address Direction  0 = Source address is incremented successively  1 = Source address is decremented successively
[4]	DADIR	Destination Address Direction  0 = Destination address is incremented successively  1 = Destination address is decremented successively

Publication Release Date: Jun. 18, 2010



[3:2]	GDMAMS	GDMA Mode Select  00 = Software mode (memory-to-memory)  01 = External nXDREQ0 mode for external device (I/O to Memory)  10 = External nXDREQ1 mode for external device (I/O to Memory)  11 = Reserved
[1]	ВМЕ	Burst Mode Enable  0 = Disables the 8-data burst mode  1 = Enables the 8-data burst mode  FF there are 8 words to be transferred, and BME [1]=1, the GDMA_TCNTx should be 0x01;  However, if BME [1] = 0, the GDMA_TCNTx should be 0x08.  It has to set BME [1] = 0 for I/O device access.
[0]	GDMAEN	GDMA Enable  0 = Disables the GDMA operation  1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode. Note:  When operate in Non-Descriptor mode, this bit determines the Memory-to Memory, Memory-to-I/O and I/O-to-Memory operation or not.  When operate in Descriptor mode, this bit is determined in descriptor list. Note: Channel reset will clear this bit.

#### **Descriptor fetches mode of Control Register:**

Bits	Descriptions	
[25]	REQ_ATV	REQ_ATV [25]: External nXDREQ High/Low active selection If REQ_ATV [25] =0, nXDREQ is LOW active. If REQ_ATV [25] =1, nXDREQ is HIGH active. Default value: 0
[24]	ACK_ATV	ACK_ATV [24]: External nXDACK High/Low active selection If ACK_ATV [24] =0, nXDACK is LOW active. If ACK_ATV [24] =1, nXDACK is HIGH active. Default value: 0
[22]	SABNDERR	Source Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00  If TWS [13:12]=01, GDMA_SRCB [0] should be 0  Except the SADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_SRCB is on the boundary alignment.  1 = the GDMA_SRCB not on the boundary alignment The SABNDERR register bits just can be read only.

Publication Release Date: Jun. 18, 2010



[21]	DABNDERR	Destination Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00  If TWS [13:12]=01, GDMA_DSTB [0] should be 0  Except the DADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_DSTB is on the boundary alignment.  1 = the GDMA_DSTB not on the boundary alignment  The DABNDERR register bits just can be read only.
[17]	BLOCK	Bus Lock 0 = Unlocks the bus during the period of transfer 1 = locks the bus during the period of transfer
[13:12]	TWS	Transfer Width Select  00 = One byte (8 bits) is transferred for every GDMA operation 01 = One half-word (16 bits) is transferred for every GDMA operation 10 = One word (32 bits) is transferred for every GDMA operation 11 = Reserved The GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection
[10]	D_INTS	Descriptor Fetch Mode Interrupt Select  0 = The interrupt will take place at every end of descriptor fetch transfer.  1 = The interrupt only take place at the last descriptor fetch transfer.  NOTE: this bit is only available in descriptor mode and lists intention.
[7]	SAFIX	Source Address Fixed  0 = Source address is changed during the GDMA operation  1 = Do not change the source address during the GDMA operation. This feature can be used when data were transferred from a single source to multiple destinations.
[6]	DAFIX	Destination Address Fixed  0 = Destination address is changed during the GDMA operation  1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from multiple sources to a single destination.
[5]	SADIR	Source Address Direction  0 = Source address is incremented successively  1 = Source address is decremented successively
[4]	DADIR	Destination Address Direction 0 = Destination address is incremented successively 1 = Destination address is decremented successively
[3:2]	GDMAMS	GDMA Mode Select  00 = Software mode (Memory-to-Memory)  01 = External nXDREQ0 mode for external device(I/O-to-Memory)  10 = External nXDREQ1 mode for external device(I/O-to-Memory)  11 = Reserved

171

Publication Release Date: Jun. 18, 2010



[1]	ВМЕ	Burst Mode Enable  0 = Disables the 8-data burst mode  1 = Enables the 8-data burst mode  For example, If there are 8 words to be transferred, and BME [1] =1, then the GDMA_TCNT should be 0x01; however, if BME [1] =0, then the GDMA_TCNTx should be 0x08.  It has to set BME [1] = 0 for I/O device access.
[0]	GDMAEN	GDMA Enable  0 = Disables the GDMA operation  1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode. When operate in Non-Descriptor mode, this bit determines the Memory-to-Memory, Memory-to-I/O and I/O-to-Memory operation or not.  When operate in Descriptor mode, this bit determines the I/O-to-Memory operation or not.  Channel reset will clear this bit.

Publication Release Date: Jun. 18, 2010



#### Channel 0/1 Source Base Address Register (GDMA\_SRCB0, GDMA\_SRCB1)

Register	Address	R/W	Description	Reset Value
GDMA_SRCB0	0xB000_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
GDMA_SRCB1	0xB000_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
SRC_BASE_ADDR [31:24]									
23	22	21	20	19	18	17	16		
		SF	RC_BASE_A	DDR [23:1	6]	92	0)2		
15	14	13	12	11	10	9	8		
		S	RC_BASE_A	ADDR [15:8	3]	7			
7	6	5	4	3	2	1	0		
	SRC_BASE_ADDR [7:0]								

Bits	Descriptions			
[31:0]	SRC_BASE_ADDR	<b>32-bit Source Base Address</b> The GDMA channel starts reading its data from the source address as defined in this source base address register.		

173

Publication Release Date: Jun. 18, 2010



### Channel 0/1 Destination Base Address Register (GDMA\_DSTB0, GDMA\_DSTB1)

Register	Address	R/W	Description	Reset Value
GDMA_DSTB0	0xB000_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
GDMA_DSTB1	0xB000_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000

					7/77					
31	30	29	28	27	26	25	24			
	DST_BASE_ADDR [31:24]									
23	22	21	20	19	18	17	16			
		DS	ST_BASE_A	DDR [23:1	6]	92	9/2			
15	14	13	12	11	10	9	8			
		D	ST_BASE_A	ADDR [15:8	3]	7				
7	6	5	4	3	2	1	0			
	DST_BASE_ADDR [7:0]									

Bits	Descriptions	
[31:0]	DST_BASE_ADDR	<b>32-bit Destination Base Address</b> The GDMA channel starts writing its data to the destination address as defined in this destination base address register. During a block transfer, the GDMA determines successive destination addresses by adding to or subtracting from the destination base address.

Publication Release Date: Jun. 18, 2010



### Channel 0/1 Transfer Count Register (GDMA\_TCNT0, GDMA\_TCNT1)

Register	Address	R/W	Description	Reset Value
GDMA_TCNT0	0xB000_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000
GDMA_TCNT1	0xB000_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000

					-///					
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			TFR_CN1	Г [23:16]		92	0/2			
15	14	13	12	11	10	9	8			
			TFR_CN	T [15:8]		7				
7	6	5	4	3	2	1	0			
	TFR_CNT [7:0]									

Bits	Descriptions	
[23:0]	TFR_CNT	Transfer Count Non-Descriptor Mode:24-bit TFR_CNT [23:0] The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16M -1.
-SE-		Descriptor Mode: 14-bit TFR_CNT [13:0] The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16K −1.

175

Publication Release Date: Jun. 18, 2010



# Channel 0/1 Current Source Register (GDMA\_CSRC0, GDMA\_CSRC1)

Register	Address	R/W	Description	Reset Value
GDMA_CSRC0	0xB000_4010	R	Channel 0 Current Source Address Register	0x0000_0000
GDMA_CSRC1	0xB000_4030	R	Channel 1 Current Source Address Register	0x0000_0000

					70,17					
31	30	29	28	27	26	25	24			
	CURRENT_SRC_ADDR [31:24]									
23	22	21	20	19	18	17	16			
		CUR	RENT_SRC	_ADDR [23	:16]	20	7.0			
15	14	13	12	11	10	9	8			
	CURRENT_SRC_ADDR [15:8]									
7	6	5	4	3	2	1	0			
	CURRENT_SRC_ADDR [7:0]									

Bits	Descriptions	
[31:0]	CURRENT_SRC_ADDR	32-bit Current Source Address The CURRENT_SRC_ADDR indicates the source address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive source addresses by adding to or subtracting from the source base address. Depending on the settings you make to the control register, the current source address will remain the same or will be incremented or decremented.

176

Publication Release Date: Jun. 18, 2010



### Channel 0/1 Current Destination Register (GDMA\_CDST0, GDMA\_CDST1)

Register Address		R/W	Description	Reset Value
GDMA_CDST0	0xB000_4014	R	Channel 0 Current Destination Address Register	0x0000_0000
GDMA_CDST1	0xB000_4034	R	Channel 1 Current Destination Address Register	0x0000_0000

					-///				
31	30	29	28	27	26	25	24		
CURRENT_DST_ADDR [31:24]									
23	22	21	20	19	18	17	16		
		CUR	RENT_DST	_ADDR [23	:16]	92	97		
15	14	13	12	11	10	9	8		
		CUF	RENT_DST	_ADDR [1	5:8]	7			
7	6	5	4	3	2	1	0		
	CURRENT_DST_ADDR [7:0]								

Bits	Descriptions					
[31:0]	CURRENT_DST_ADDR	32-bit Current Destination Address The CURRENT_DST_ADDR indicates the destination address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive destination addresses by adding to or subtracting from the destination base address. Depending on the settings you make to the control register, the current destination address will remain the same or will be incremented or decremented.				

177

Publication Release Date: Jun. 18, 2010



# Channel 0/1 Current Transfer Count Register (GDMA\_CTCNT0, GDMA\_CTCNT1)

Register	Address	R/W	Description	Reset Value
GDMA_CTCNT0	0xB000_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
GDMA_CTCNT1	0xB000_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000

						LAND TO			
31	30	29 28		27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	CURENT_TFR_CNT [23:16]								
15	14	13 12		11	10	9	8		
	CURRENT_TFR_CNT [15:8]								
7	6	5	4	3	2	1	0		
	CURRENT_TFR_CNT [7:0]								

Bits	Descriptions	
[23:0]	CURRENT_TFR_CNT	Current Transfer Count The Current transfer count register indicates the number of transfer being performed. Non-Descriptor Mode: 24-bit CURENT_TFR_CNT [23:0] Descriptor Mode : 14-bit CURENT_TFR_CNT [13:0]

178

Publication Release Date: Jun. 18, 2010



### Channel 0/1 Descriptor Register (GDMA\_DADR0/1)

	Address	R/W	Description	Reset Value
GDMA_DADR0	0xB000_401C	R/W	Channel 0 Control Register	0x0000_0004
GDMA_DADR1	0xB000_403C	R/W	Channel 1 Control Register	0x0000_0004

					-//\\\\ / \\\\\			
31	30	29	28	27	26	25	24	
	Descriptor Address[31:24]							
23	22	21	20	19	18	17	16	
	Descriptor Address[23:16]							
15	14	13	12	11	10	9	8	
	Descriptor Address[15:8]							
7	6	5	4	3	2	1	0	
D	Descriptor Address[7:4]				NON_DSPTRMODE	ORDEN	RESET	

Bits	Descriptions					
[31:4]	Descriptor Address	Descriptor Address Contains address of next descriptor.				
[3]	RUN	Run  The RUN bit can be cleared during descriptor data transfer, and set RUN bit to starts the stopped channel under [Descriptor Address] and [Non-DSPTRMODE] bits are set properly. When RUN bit is cleared and the NON_DSPTRMODE bit is set that non-descriptor fetch occurs whether a valid descriptor address is written to register GDMA_DADRx or not. This bit will reset automatically when each descriptor transfer stopped or the bit in descriptor list is zero. The Descriptor interrupt is determined by bit-10 of the GDMA_CTLx Register.  0 = Stops the channel.  1 = Starts the channel.  Note: must co-operate to [NON_DSPTRMODE] to start the channel with Descriptor fetch function.				
		Publication Release Date: Jun. 18, 2010 179 Revision: A3				



[2]	NON_DSPTRMODE	Non-Descriptor-Fetch When NON_DSPTRMODE is set, the channel is considered as a channel with no descriptors. In this mode, the GDMA does not initiate descriptor fetching and software can program the SCRBx, DSTBx, CTRx and TCNTx registers to transfer data until the TCNTx reaches zero. The GDMA_DADRx register is not used in non-descriptor mode. If NON_DSPTRMDOE is cleared under [RUN] and [Descriptor Address] are set properly, GDMA controller initiates descriptor-fetching. The descriptor fetch transfer stops when the counter for the current transfer reaches zero, [RUN] bit is cleared and [NON_DSPTRMODE] is set base on the bits of the descriptor list.  0 = Descriptor-fetch transfer 1 = NON-descriptor-fetch transfer Note: this bit = 1 will disable Descriptor function regardless of the RUN bit is 1 or not.
[1]	ORDEN	Enable Ordering Execution for Descriptor List  The GDMA_DADRx [ORDEN] determine which the next descriptor address will be fetched. If [ORDEN] is set, the GDMA controller fetches the next descriptor from Current GDMA_DADRx [Descriptor Address] + 16 bytes.  If this bit is cleared, GDMA fetches the next descriptor address from the current GDMA_DADRx [Descriptor Address] register.  GDMA_DADRx [ORDEN] is relevant only for descriptor-fetch function (GDMA_DADRx [NON_DSPTRMODE] = 0).  0 = Disable descriptor ordering. Fetch the next descriptor from register GDMA_DDADRx [Descriptor Address].  1 = Enable descriptor ordering.
[0]	RESET	Reset Channel 0 = Disable channel reset. 1 = Enable channel status reset and disable descriptor based function.

180

Publication Release Date: Jun. 18, 2010



#### Channel 0/1 GDMA Internal Buffer Register (GDMA\_INTBUF0/1)

Software can set the [17-16] bit of GDMA\_INTCS to select channels and watch the value which has read from memory.

Register	Address	R/W	Description	Reset Value
GDMA_INTBUFO	0xB000_4080	R	GDMA Internal Buffer Word 0	0x0000_0000
GDMA_INTBUF1	0xB000_4084	R	GDMA Internal Buffer Word 1	0x0000_0000
GDMA_INTBUF2	0xB000_4088	R	GDMA Internal Buffer Word 2	0x0000_0000
GDMA_INTBUF3	0xB000_408C	R	GDMA Internal Buffer Word 3	0x0000_0000
GDMA_INTBUF4	0xB000_4090	R	GDMA Internal Buffer Word 4	0x0000_0000
GDMA_INTBUF5	0xB000_4094	R	GDMA Internal Buffer Word 5	0x0000_0000
GDMA_INTBUF6	0xB000_4098	R	GDMA Internal Buffer Word 6	0x0000_0000
GDMA_INTBUF7	0xB000_409C	R	GDMA Internal Buffer Word 7	0x0000_0000

31	30	29	28	27	26	25	24
		l	DATA_BUFF	ER [31:24]			
23	22	21	20	19	18	17	16
			DATA_BUFF	ER [23:16]			
15	14	13	12	11	10	9	8
			DATA_BUF	FER [15:8]			
7	6	5	4	3	2	1	0
A.	DATA_BUFFER [7:0]						

Bits	Descriptions	
[31:0]	DATA_BUFFER	Internal Buffer Register Each channel has its own internal buffer from Word 0 to Word 7. The [17-16] bit of GDMA_INTCS will determine the values of channels mapping to GDMA_INTBUF0~7.  NOTE: The GDMA_INTBUF0~7 are available when burst mode used, otherwise, only the GDMA_INTBUF0 available.

Publication Release Date: Jun. 18, 2010



# Channel 0/1 GDMA Interrupt Control and Status Register (GDMA\_INTCS)

Register	Address	R/W	Description	Reset Value
GDMA_INTCS	0xB000_40A0	R/W	Interrupt Control and Status Register (2 Channels)	0x0000_0000

31	30	29	28	27	26	25	24
	RESERVED						
23	22	21	20	19	18	17	16
RESERVED				-	BUF_RD	_SEL	
15	14	13	12	11	10	9	8
	RESERVED			TERR1F	TC1F	TERROF	TCOF
7	6	5	4	3	2	1	0
	RESERVED			TERR1EN	TC1EN	TERROEN	TCOEN

Bits	Descriptions	
[17:16]	BUF_RD_SEL	Internal Buffer Read Select  00 = Read Internal Buffer for Channel 0  01 = Read Internal Buffer for Channel 1  10 = RESERVED  11 = RESERVED
[11]	TERR1F	Channel 1 Transfer Error  O = No error occurs  1 = Hardware sets this bit on a GDMA transfer failure  This bit will be cleared when write logic 1.  Transfer error will generate GDMA interrupt
[10]	TC1F	Channel 1 Terminal Count  0 = Channel does not expire  1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 1.  TC1 is the GDMA interrupt flag. TC1 or GDMATERR1 will generate interrupt
[9]	TERROF	Channel O Transfer Error  O = No error occurs  1 = Hardware sets this bit on a GDMA transfer failure  This bit will be cleared when write logic 1.  Transfer error will generate GDMA interrupt

Publication Release Date: Jun. 18, 2010



[8]	TCOF	Channel O Terminal Count  0 = Channel does not expire  1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 1.  TC0 is the GDMA interrupt flag. TC0 or GDMATERRO will generate interrupt
[3]	TEER1EN	Channel 1 Interrupt Enable for Transfer Error 0 = Disable Interrupt 1 = Enable Interrupt
[2]	TC1EN	Channel 1 Interrupt Enable for Terminal Count 0 = Disable Interrupt 1 = Enable Interrupt
[1]	TEEROEN	Channel O Interrupt Enable for Transfer Error 0 = Disable Interrupt 1 = Enable Interrupt
[0]	TCOEN	Channel O Interrupt Enable for Terminal Count 0 = Disable Interrupt 1 = Enable Interrupt

Publication Release Date: Jun. 18, 2010

#### 6.8 USB Host Controller (USBH)

The **Universal Serial Bus (USB)** is a fast, bi-directional, isochronous, low-cost, dynamically attachable serial interface standard intended for USB devices. The USB is a 4-wire serial cable bus that supports serial data exchange between a Host Controller and a network of peripheral devices. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals may be attached, configured, used, and detached, while the host and other peripherals continue operation (i.e. hot plug and unplug is supported).

A major design goal of the USB standard was to allow flexible, plug-and-play networks of USB devices. In any USB network, there will be only one host, but there can be many devices and hubs.

The USB Host Controller includes the following features

- Fully compliant with USB Revision 2.0 specification.
- Enhanced Host Controller Interface (EHCI) Revision 1.0 compatible.
- Open Host Controller Interface (OHCI) Revision 1.0 compatible.
- Supports high-speed (480Mbps), full-speed (12Mbps) and low-speed (1.5Mbps) USB devices.

184

- Supports Control, Bulk, Interrupt, Isochronous and Split transfers.
- Integrated a port routing logic to route full/low speed device to OHCI controller.
- Built-in DMA for real-time data transfer.

Publication Release Date: Jun. 18, 2010



# 6.8.1 Register Mapping

Register	Offset	R/W	Description	Reset Value
Capability	Registers (USBI	I_BA =	0xB000_5000)	
EHCVNR	0xB000_5000	R	EHCI Version Number Register	0x0095_0020
EHCSPR	0xB000_5004	R	EHCI Structural Parameters Register	0x0000_0012
EHCCPR	0xB000_5008	R	EHCI Capability Parameters Register	0x0000_0000
Operationa	al Registers		50	
UCMDR	0xB000_5020	R/W	USB Command Register	0x0008_0000
USTSR	0xB000_5024	R/W	USB Status Register	0x0000_1004
UIENR	0xB000_5028	R/W	USB Interrupt Enable Register	0x0000_0000
UFINDR	0xB000_502C	R/W	USB Frame Index Register	0x0000_0000
UPFLBAR	0xB000_5034	R/W	USB Periodic Frame List Base Address Register	0x0000_0000
UCALAR	0xB000_5038	R/W	USB Current Asynchronous List Address Register	0x0000_0000
UASSTR	0xB000_503C	R/W	USB Asynchronous Schedule Sleep Timer Register	0x0000_0BD6
UCFGR	0xB000_5060	R/W	USB Configure Flag Register	0x0000_0000
UPSCR0	0xB000_5064	R/W	USB Port 0 Status and Control Register	0x0000_2000
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000
Miscellane	ous Registers			
USBPCR0	0xB000_50C4	R/W	USB PHY 0 Control Register	0x0000_0060
USBPCR1	0xB000_50C8	R/W	USB PHY 1 Control Register	0x0000_0020
OHCI Regi	sters (USBO_BA	= 0xB0	000_7000)	
HcRev	0xB000_7000	R	Host Controller Revision Register	0x0000_0010
HcControl	0xB000_7004	R/W	Host Controller Control Register	0x0000_0000
HcComSt s	0xB000_7008	R/W	Host Controller Command Status Register	0x0000_0000
HcIntSts	0xB000_700C	R/W	Host Controller Interrupt Status Register	0x0000_0000
HcIntEn	0xB000_7010	R/W	Host Controller Interrupt Enable Register	0x0000_0000
HcIntDis	0xB000_7014	R/W	Host Controller Interrupt Disable Register	0x0000_0000
HcHCCA	0xB000_7018	R/W	Host Controller Communication Area Register	0x0000_0000
HcPerCED	0xB000_701C	R/W	Host Controller Period Current ED Register	0x0000_0000
HcCtrHED	0xB000_7020	R/W	Host Controller Control Head ED Register	0x0000_0000
HcCtrCED	0xB000_7024	R/W	Host Controller Control Current ED Register	0x0000_0000
HcBlkHED	0xB000_7028	R/W	Host Controller Bulk Head ED Register	0x0000_0000
HcBlkCED	0xB000_702C	R/W	Host Controller Bulk Current ED Register	0x0000_0000
HcDoneH	0xB000_7030	R/W	Host Controller Done Head Register	0x0000_0000
HcFmIntv	0xB000_7034	R/W	Host Controller Frame Interval Register	0x0000_2EDF

185

Publication Release Date: Jun. 18, 2010



HcFmRem	0xB000_7038	R	Host Controller Frame Remaining Register	0x0000_0000		
HcFNum	0xB000_703C	R	Host Controller Frame Number Register	0x0000_0000		
HcPerSt	0xB000_7040	R/W	Host Controller Periodic Start Register	0x0000_0000		
HcLSTH	0xB000_7044	R/W	Host Controller Low Speed Threshold Register	0x0000_0628		
HcRhDeA	0xB000_7048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002		
HcRhDeB	0xB000_704C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000		
HcRhSts	0xB000_7050	R/W	Host Controller Root Hub Status Register	0x0000_0000		
HcRhPrt1	0xB000_7054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000		
HcRhPrt2	0xB000_7058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000		
OHCI USB	OHCI USB Configuration Register					
OpModEn	0xB000_7204	R/W	USB Operational Mode Enable Register	0X0000_0000		

186

Publication Release Date: Jun. 18, 2010



# 6.8.2 Register Details

#### **EHCI Version Number Register (EHCVNR)**

Register	Address	R/W	Description	Reset Value
EHCVNR	0xB000_5000	R	EHCI Version Number Register	0x0095_0020

						6.77	
31	30	29	28	27	26	25	24
	Version						
23	22	21	20	19	18	17	16
	Version					200	60 Z
15	14	13	12	11	10	9	8
			Rese	rved			all the
7	6	5	4	3	2	1	0
			CR_L	ength			The sales

Bits	Descriptions	
[31:16]	Version	Host Controller Interface Version Number This is a two-byte register containing a BCD encoding of the EHCI revision number supported by this host controller. The most significant byte of this register represents a major revision and the least significant byte is the minor revision.
[15:8]	Reserved	
[7:0]	CR_Length	Capability Registers Length This register is used as an offset to add to register base to find the beginning of the Operational Register Space.

187

Publication Release Date: Jun. 18, 2010



#### **EHCI Structural Parameters Register (EHCSPR)**

Register	Address	R/W	Description	Reset Value
EHCSPR	0xB000_5004	R	EHCI Structural Parameters Register	0x0000_0012

					COLOR SON AND SON ASSESSMENT OF THE PARTY OF				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
N_CC				N_PCC					
7	6	5	4	3	2	1	0		
Reserved PPC				N_PC	ORTS	(D) (B)			

Bits	Descriptions	
[31:16]	Reserved	
[15:12]	N_CC	Number of Companion Controller  This field indicates the number of companion controllers associated with this USB 2.0 host controller.  A zero in this field indicates there are no companion host controllers. Portownership hand-off is not supported. Only high-speed devices are supported on the host controller root ports.  A value larger than zero in this field indicates there are companion USB 1.1 host controller(s). Port-ownership hand-offs are supported. High, Full- and Low-speed devices are supported on the host controller root ports.
[11:8]	N_PCC	Number of Ports per Companion Controller  This field indicates the number of ports supported per companion host controller. It is used to indicate the port routing configuration to system software.  For example, if N_PORTS has a value of 6 and N_CC has a value of 2 then N_PCC could have a value of 3. The convention is that the first N_PCC ports are assumed to be routed to companion controller 1, the next N_PCC ports to companion controller 2, etc. In the previous example, the N_PCC could have been 4, where the first 4 are routed to companion controller 1 and the last two are routed to companion controller 2.  The number in this field must be consistent with N_PORTS and N_CC.
[4]	PPC	Port Power Control  This field indicates whether the host controller implementation includes port power control. A one in this bit indicates the ports have port power switches. A zero in this bit indicates the port do not have port power stitches. The value of this field affects the functionality of the <i>Port Power</i> field in each port status and control register.

Publication Release Date: Jun. 18, 2010

[3:0]	N_PORTS	Number of Physical Downstream Ports This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 1H to FH.  A zero in this field is undefined.
-------	---------	--

189

Publication Release Date: Jun. 18, 2010



#### **EHCI Capability Parameters Register (EHCCPR)**

Register	Address	R/W	Description	Reset Value
EHCCPR	0xB000_5008	R	EHCI Capability Parameters Register	0x0000_0000

					CAPPER SERVICE			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
			EE	СР		92	200	
7	6	5	4	3	2	1	0	
ISO_SCH_TH				Reserved	ASPC	PFList	64B	

Reserved  EECP  ISO_SCH_TH  Reserved	EHCI Extended Capabilities Pointer (EECP) 8'h0: No extended capabilities are implemented. Isochronous Scheduling Threshold
ISO_SCH_TH	8'h0: No extended capabilities are implemented.
	Isochronous Scheduling Threshold
Decembed	
Reserved	
ASPC	Asynchronous Schedule Park Capability 1'b0: This EHCI host controller doesn't support park feature of high-speed queue heads in the Asynchronous Schedule.
PFList	Programmable Frame List Flag 1'b0: System software must use a frame list length of 1024 elements with this EHCI host controller.
64B	64-bit Addressing Capability 1'b0: Data structure using 32-bit address memory pointers.
	PFList



### **USB Command Register (UCMDR)**

Register	Address	R/W	Description	Reset Value
UCMDR	0xB000_5020	R/W	USB Command Register	0x0008_0000

				4.00	COLUMN SECTION S		
31	30	29	28	27	26	25	24
			Rese	rved	(1)	(A)	
23	22	21	20	19	18	17	16
			INT_T	H_CTL	36	2 9	
15	14	13	12	11	10	9	8
			Rese	rved		92	000
7	6	5	4	3	2	1	0
Reserved	AsynADB	ASEN	PSEN	FLSize		HCRESET	RunStop

Bits	Descriptions	
[23:16]	INT_TH_CTL	Interrupt Threshold Control (R/W) This field is used by system software to select the maximum rate at which the host controller will issue interrupts. The only valid values are defined below. If software writes an invalid value to this register, the results are undefined. Value Maximum Interrupt Interval  Oh Reserved  Oth 1 micro-frame  Oth 2 micro-frames  Oth 4 micro-frames  Oth 8 micro-frames (default, equates to 1 ms)  10h 16 micro-frames (2 ms)  20h 32 micro-frames (4 ms)  40h 64 micro-frames (8 ms)  Any other value in this register yields undefined results.  Software modifications to this bit while HCHalted bit is equal to zero results in undefined behavior.
[6]	AsynADB	Interrupt on Async Advance Doorbell (R/W) This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USBSTS register. If the Interrupt on Async Advance Enable bit in the USBINTR register is a one then the host controller will assert an interrupt at the next interrupt threshold. The host controller sets this bit to a zero after it has set the Interrupt on Async Advance status bit in the USBSTS register to a one. Software should not write a one to this bit when the asynchronous schedule is disabled. Doing so will yield undefined results.

191

Publication Release Date: Jun. 18, 2010

[5]	ASEN	Asynchronous Schedule Enable (R/W) This bit controls whether the host controller skips processing the Asynchronous Schedule. Values mean:  0b Do not process the Asynchronous Schedule 1b Use the ASYNCLISTADDR register to access the Asynchro-nous Schedule
[4]	PSEN	Periodic Schedule Enable (R/W) This bit controls whether the host controller skips processing the Periodic Schedule. Values mean: 0b Do not process the Periodic Schedule 1b Use the PERIODICLISTBASE register to access the Periodic Schedule
[3:2]	FLSize	Frame List Size (R/W or RO) This field is R/W only if <i>Programmable Frame List Flag</i> in the HCCPARAMS registers is set to a one. This field specifies the size of the frame list. The size the frame list controls which bits in the Frame Index Register should be used for the Frame List Current index. Values mean:  00b 1024 elements (4096 bytes) Default value  01b 512 elements (2048 bytes)  10b 256 elements (1024 bytes) – for resource-constrained environment  11b Reserved
[1]	HCRESET	Host Controller Reset (HCRESET) (R/W) This control bit is used by software to reset the host controller. The effects of this on Root Hub registers are similar to a Chip Hardware Reset. When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s), with the side effects. Software must reinitialize the host controller in order to return the host controller to an operational state. This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register. Software should not set this bit to a one when the HCHalted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior.
[0]	RunStop	Run/Stop (R/W)  1=Run. 0=Stop. When set to a 1, the Host Controller proceeds with execution of the schedule. The Host Controller continues execution as long as this bit is set to a 1. When this bit is set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears the Run bit. The HC Halted bit in the status register indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state. Software must not write a one to this field unless the host controller is in the Halted state (i.e. HCHalted in the USBSTS register is a one). Doing so will yield undefined results.

Publication Release Date: Jun. 18, 2010



#### **USB Status Register (USTSR)**

Register	Address	R/W	Description	Reset Value
USTSR	0xB000_5024	R/W	USB Status Register	0x0000_1000

31	30	29	28	27	26	25	24
			Rese	erved	(1)		
23	22	21	20	19	18	17	16
			Rese	erved	7/	2 9	
15	14	13	12	11	10	9	8
ASSTS	PSSTS	RECLA	HCHalted	Reserved			0%
7	6	5	4	3	2	1	0
Rese	rved	IntAsynA	HSERR	FLROVER	PortCHG	UERRINT	USBINT

Bits	Descriptions	
[15]	ASSTS	Asynchronous Schedule Status (RO) The bit reports the current real status of the Asynchronous Schedule. If this bit is a zero then the status of them Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either r enabled (1) or disabled (0).
[14]	PSSTS	Periodic Schedule Status (RO)  The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to immediately disable or enable the Periodic Schedule when software transitions the Periodic Schedule Enable bit in the USBCMD register. When this bit and the Periodic Schedule Enable bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).
[13]	RECLA	Reclamation (RO) This is a read-only status bit, which is used to detect an empty asynchronous schedule.
[12]	HCHalted	HCHalted (RO) This bit is a zero whenever the Run/Stop bit is a one. The Host Controller sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller hardware (e.g. internal error).

Publication Release Date: Jun. 18, 2010



		2002
[5]	IntAsynA	Interrupt on Async Advance (R/WC) System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the <i>Interrupt on Async Advance Doorbell</i> bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.
[4]	HSERR	Host System Error (R/WC) The Host Controller sets this bit to 1 when a serious error occurs during a host system access involving the Host Controller module.
[3]	FLROVER	Frame List Rollover (R/WC)  The Host Controller sets this bit to a one when the Frame List Index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in the Frame List Size field of the USBCMD register) is 1024, the Frame Index Register rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX [12] toggles.
[2]	PortCHG	Port Change Detect (R/WC)  The Host Controller sets this bit to a one when any port for which the Port Owner bit is set to zero has a change bit transition from a zero to a one or a Force Port Resume bit transition from a zero to a one as a result of a J-K transition detected on a suspended port. This bit will also be set as a result of the Connect Status Change being set to a one after system software has relinquished ownership of a connected port by writing a one to a port's Port Owner bit.  This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the EHCI HC device, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, over-current change, enable/disable change and connect status change).
[1]	UERRINT	USB Error Interrupt (USBERRINT) (R/WC) The Host Controller sets this bit to 1 when completion of a USB transaction results in an error condition (e.g., error counter underflow). If the TD on which the error interrupt occurred also had its IOC bit set, both this bit and USBINT bit are set.
[0]	USBINT	USB Interrupt (USBINT) (R/WC)  The Host Controller sets this bit to 1 on the completion of a USB transaction, which results in the retirement of a Transfer Descriptor that had its IOC bit set.  The Host Controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes).

Publication Release Date: Jun. 18, 2010



#### **USB Interrupt Enable Register (UIENR)**

Register	Address	R/W	Description	Reset Value
UIENR	0xB000_5028	R/W	USB Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	rved	(1)		
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved					(O) 6	
7	6	5	4	3	2	1	0
Rese	Reserved		HSERREN	FLREN	PCHGEN	UERREN	USBIEN

Bits	Descriptions	
[5]	AsynAEN	Interrupt on Async Advance Enable When this bit is a one, and the Interrupt on Async Advance bit in the USBSTS register is a one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.
[4]	HSERREN	Host System Error Enable When this bit is a one, and the Host System Error Status bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.
[3]	FLREN	Frame List Rollover Enable When this bit is a one, and the Frame List Rollover bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.
[2]	PCHGEN	Port Change Interrupt Enable When this bit is a one, and the Port Change Detect bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Change Detect bit.
[1]	UERREN	USB Error Interrupt Enable When this bit is a one, and the USBERRINT bit in the USBSTS register is a one, the host t controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit.
[0]	USBIEN	USB Interrupt Enable When this bit is a one, and the USBINT bit in the USBSTS register is a one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBINT bit.

Publication Release Date: Jun. 18, 2010

#### **USB Frame Index Register (UFINDR)**

Register	Address	R/W	Description	Reset Value
UFINDR	0xB000_502C	R/W	USB Frame Index Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	(1)		
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved FrameIND				200			
7	6	5	4	3	2	1	0
			Fram	elND		25	(D) B

Bits	Descriptions	
[31:14]	Reserved	
[13:0]	FramelND	Frame Index The value in this register increment at the end of each time frame (e.g. micro-frame). Bits [N: 3] are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index. The following illustrates values of N based on the value of the Frame List Size field in the USBCMD register.

196

Publication Release Date: Jun. 18, 2010



#### **USB Periodic Frame List Base Address Register (UPFLBAR)**

Register	Address	R/W	Description	Reset Value
UPFLBAR	0xB000_5034	R/W	USB Periodic Frame List Base Address Register	0x0000_0000

31	30	29	28	27	26	25	24
			BAI	DDR	(M)		
23	22	21	20	19	18	17	16
BADDR							
15	14	13	12	11	10	9	8
BADDR				Reserved			
7	6	5	4	3	2	1	0
			Rese	erved		200	(D) (B)

Bits	Descriptions	
[31:12]	BADDR	Base Address (Low) These bits correspond to memory address signals [31:12], respectively.

197

Publication Release Date: Jun. 18, 2010



#### **USB Current Asynchronous List Address Register (UCALAR)**

Register	Address	R/W	Description	Reset Value
UCALAR	0xB000_5038	R/W	USB Current Asynchronous List Address Register	0x0000_0000

					CALL OF TAXE		
31	30	29	28	27	26	25	24
LPL							
23	22	21	20	19	18	17	16
			LI	PL	7//	200	
15	14	13	12	11	10	9	8
			LI	PL		921	(0)
7	6	5	4	3	2	1	0
	LPL				Reserved	25	(O) B

Bits	Descriptions	
[31:5]	LPL	Link Pointer Low (LPL) These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH).

198

Publication Release Date: Jun. 18, 2010



#### **USB Asynchronous Schedule Sleep Timer Register**

Register	Address	R/W	Description	Reset Value
UASSTR	0xB000_503C	R/W	USB Asynchronous Schedule Sleep Timer Register	0x0000_0BD6

					V. Jan. 100 VA 20			
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved	7/	200		
15	14	13	12	11	10	9	8	
	Rese	erved		ASTMR				
7	6	5	4	3	2	1	0	
ASTMR						(D) (B)		

Bits	Descriptions	
[31:11]	Reserved	
[11:0]	ASSTMR	Asynchronous Schedule Sleep Timer This field defines the AsyncSchedSleepTime of EHCI spec. The asynchronous schedule sleep timer is used to control how often the host controller fetches asynchronous schedule list from system memory while the asynchronous schedule is empty. The default value of this timer is 12'hBD6. Because this timer is implemented in UTMI clock (30MHz) domain, the default sleeping time will be about 100us.

199

Publication Release Date: Jun. 18, 2010



#### **USB Configure Flag Register (UCFGR)**

Register	Address	R/W	Description	Reset Value
UCFGR	0xB000_5060	R/W	USB Configure Flag Register	0x0000_0000

31     30     29     28     27     26     25     24       Reserved       23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0       Reserved       CF						Charles and the second		
23         22         21         20         19         18         17         16           Reserved           15         14         13         12         11         10         9         8           Reserved           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24
Reserved         15       14       13       12       11       10       9       8         Reserved         7       6       5       4       3       2       1       0	Reserved							
15 14 13 12 11 10 9 8  Reserved 7 6 5 4 3 2 1 0	23	22	21	20	19	18	17	16
Reserved 7 6 5 4 3 2 1 0	Reserved							
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
, , , , , , , , , , , , , , , , , , , ,				Rese	erved		32 (	3)0
Reserved CF	7	6	5	4	3	2	1	0
				Reserved			2	CF

Bits	Descriptions	
[0]	CF	Configure Flag (CF) Host software sets this bit as the last action in its process of configuring the Host Controller. This bit controls the default port-routing control logic. Bit values and side-effects are listed below.  Ob Port routing control logic default-routes each port to an implementation dependent classic host controller.  1b Port routing control logic default-routes all ports to this host controller.

200

Publication Release Date: Jun. 18, 2010



#### **USB Port 0 Status and Control Register (UPSCR0)**

Register	Address	R/W	Description	Reset Value
UPSCR0	0xB000_5064	R/W	USB Port 0 Status and Control Register	0x0000_2000

					CATHOL MATERIAL		
31	30	29	28	27	26	25	24
			Rese	erved	(1)	(A)	
23	22	21	20	19	18	17	16
			Rese	erved	T.	200	
15	14	13	12	11	10	9	8
Rese	erved	PO	PP	LSta	atus	Reserved	PRST
7	6	5	4	3	2	1	0
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS

Bits	Descriptions	
[13]	РО	Port Owner (R/W) This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero.  System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
[12]	PP	Port Power (PP) Host controller has port power control switches. This bit represents the Current setting of the switch $(0 = off, 1 = on)$ . When power is not available on a port (i.e. $PP$ equals a 0), the port is nonfunctional and will not report attaches, detaches, etc. When an over-current condition is detected on a powered port and $PPC$ is a one, the $PP$ bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).

Publication Release Date: Jun. 18, 2010

[11:10]	LStatus	Line Status (RO) These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one. The encoding of the bits are: Bits[11:10] USB State Interpretation Obb SEO Not Low-speed device, perform EHCI reset 10b J-state Not Low-speed device, perform EHCI reset O1b K-state Low-speed device, release ownership of port 11b Undefined Not Low-speed device, perform EHCI reset. This value of this field is undefined if Port Power is zero.
[8]	PRST	Port Reset (R/W)  1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit.  Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero.  The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one.  This field is zero if Port Power is zero.

Publication Release Date: Jun. 18, 2010



[7]	Suspend	Suspend (R/W)  1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port Enabled Bit and Suspend bit of this register define the port states as follows:  Bits [Port Enabled, Suspend] Port State  0X Disable  10 Enable  11 Suspend  When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.  A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:  Software sets the Force Port Resume bit to a zero (from a one).  Software sets the Port Reset bit to a one (from a zero).  If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.  This field is zero if Port Power is zero.			
[6]	FPResum	Force Port Resume (R/W)  1 = Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined.  Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.  Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.			
[5]	осснб	Over-current Change (R/WC)  Default = 0. 1=This bit gets set to a one when there is a change to Over- current Active. Software clears this bit by writing a one to this bit position.			

Publication Release Date: Jun. 18, 2010

[4]	OCACT	Over-current Active (RO)  Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.			
[3]	PENCHG	Port Enable/Disable Change (R/WC) 1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.			
[2]	PEN	Port Enabled/Disabled (R/W)  1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.  Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.  When the port is disabled (0b) downstream propagation of data is blocked or this port, except for reset.  This field is zero if Port Power is zero.			
[1]	сѕсн	Connect Status Change (R/W)  1=Change in Current Connect Status. 0=No change. Default = 0. Indicates change has occurred in the port's Current Connect Status. The host control sets this bit for all changes to the port device connect status, even if systes software has not cleared an existing connect status change. For example, to insertion status changes twice before system software has cleared to changed condition, hub hardware will be "setting" an already-set bit (i.e., to bit will remain set). Software sets this bit to 0 by writing a 1 to it.  This field is zero if Port Power is zero.			
[0]	сѕтѕ	Current Connect Status (RO)  1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. This field is zero if Port Power is zero.			

Publication Release Date: Jun. 18, 2010



#### **USB Port 1 Status and Control Register (UPSCR1)**

Register	Address	R/W	Description	Reset Value
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000

				13.	CAP WAS		
31	30	29	28	27	26	25	24
			Rese	erved	(1)		
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Rese	erved	РО	PP	LSta	atus	Reserved	PRST
7	6	5	4	3	2	1	0
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS

Bits	Descriptions	
[13]	РО	Port Owner (R/W) This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero.  System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
[12]	PP	Port Power (PP) Host controller has port power control switches. This bit represents the Current setting of the switch $(0 = off, 1 = on)$ . When power is not available on a port (i.e. $PP$ equals a 0), the port is nonfunctional and will not report attaches, detaches, etc. When an over-current condition is detected on a powered port and $PPC$ is a one, the $PP$ bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).

Publication Release Date: Jun. 18, 2010



[11:10]	LStatus	Line Status (RO) These bits reflect the current logical levels of the D+ and D- signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one. The encoding of the bits are: Bits[11:10] USB State Interpretation Obb SEO Not Low-speed device, perform EHCI reset 10b J-state Not Low-speed device, perform EHCI reset O1b K-state Low-speed device, release ownership of port 11b Undefined Not Low-speed device, perform EHCI reset. This value of this field is undefined if Port Power is zero.
[8]	PRST	Port Reset (R/W)  1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit.  Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero.  The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one.  This field is zero if Port Power is zero.

Publication Release Date: Jun. 18, 2010



[7]	Suspend	Suspend (R/W)  1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port Enabled Bit and Suspend bit of this register define the port states as follows:  Bits [Port Enabled, Suspend] Port State  0X Disable  10 Enable  11 Suspend  When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.  A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:  Software sets the Force Port Resume bit to a zero (from a one).  Software sets the Port Reset bit to a one (from a zero).  If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.  This field is zero if Port Power is zero.			
[6]	FPResum	Force Port Resume (R/W)  1 = Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined.  Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.  Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.			
[5]	осснб	Over-current Change (R/WC)  Default = 0. 1=This bit gets set to a one when there is a change to Over- current Active. Software clears this bit by writing a one to this bit position.			

Publication Release Date: Jun. 18, 2010

[4]	OCACT	Over-current Active (RO)  Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.			
[3]	PENCHG	Port Enable/Disable Change (R/WC) 1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.			
[2]	PEN	Port Enabled/Disabled (R/W)  1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.  Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.  When the port is disabled (0b) downstream propagation of data is blocked or this port, except for reset.  This field is zero if Port Power is zero.			
[1]	сѕсн	Connect Status Change (R/W)  1=Change in Current Connect Status. 0=No change. Default = 0. Indicates change has occurred in the port's Current Connect Status. The host control sets this bit for all changes to the port device connect status, even if systes software has not cleared an existing connect status change. For example, to insertion status changes twice before system software has cleared to changed condition, hub hardware will be "setting" an already-set bit (i.e., to bit will remain set). Software sets this bit to 0 by writing a 1 to it.  This field is zero if Port Power is zero.			
[0]	сѕтѕ	Current Connect Status (RO)  1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. This field is zero if Port Power is zero.			

Publication Release Date: Jun. 18, 2010



#### **USB Port 1 Status and Control Register (UPSCR1)**

Register	Address	R/W	Description	Reset Value
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000

				13.				
31	30	29	28	27	26	25	24	
			Rese	erved	(1)			
23	22	21	20	19	18	17	16	
	Reserved				Reserved			
15	14	13	12	11	10	9	8	
Rese	erved	РО	PP	LSta	atus	Reserved	PRST	
7	6	5	4	3	2	1	0	
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS	

Bits	Descriptions	
[13]	РО	Port Owner (R/W) This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero.  System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
[12]	PP	Port Power (PP) Host controller has port power control switches. This bit represents the Current setting of the switch $(0 = off, 1 = on)$ . When power is not available on a port (i.e. $PP$ equals a 0), the port is nonfunctional and will not report attaches, detaches, etc. When an over-current condition is detected on a powered port and $PPC$ is a one, the $PP$ bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).

Publication Release Date: Jun. 18, 2010



[11:10]	LStatus	Line Status (RO) These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one. The encoding of the bits are: Bits[11:10] USB State Interpretation Obb SEO Not Low-speed device, perform EHCI reset 10b J-state Not Low-speed device, perform EHCI reset O1b K-state Low-speed device, release ownership of port 11b Undefined Not Low-speed device, perform EHCI reset. This value of this field is undefined if Port Power is zero.
[8]	PRST	Port Reset (R/W)  1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit.  Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero.  The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one.  This field is zero if Port Power is zero.

Publication Release Date: Jun. 18, 2010



		200.20
[7]	Suspend	Suspend (R/W)  1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port Enabled Bit and Suspend bit of this register define the port states as follows:  Bits [Port Enabled, Suspend] Port State  0X Disable  10 Enable  11 Suspend  When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.  A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:  Software sets the Force Port Resume bit to a zero (from a one).  Software sets the Port Reset bit to a one (from a zero).  If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.  This field is zero if Port Power is zero.
[6]	FPResum	Force Port Resume (R/W)  1 = Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined. Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.  Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.
[5]	осснб	Over-current Change (R/WC)  Default = 0. 1=This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.

Publication Release Date: Jun. 18, 2010



		AND A S
[4]	OCACT	Over-current Active (RO)  Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.
[3]	PENCHG	Port Enable/Disable Change (R/WC) 1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.
[2]	PEN	Port Enabled/Disabled (R/W)  1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.  Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.  When the port is disabled (0b) downstream propagation of data is blocked on this port, except for reset.  This field is zero if Port Power is zero.
[1]	сѕсн	Connect Status Change (R/W)  1=Change in Current Connect Status. 0=No change. Default = 0. Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (i.e., the bit will remain set). Software sets this bit to 0 by writing a 1 to it. This field is zero if Port Power is zero.
[0]	CSTS	Current Connect Status (RO)  1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. This field is zero if Port Power is zero.

Publication Release Date: Jun. 18, 2010



### USB PHY 0 Control Register (USBPCR0)

Register	Address	R/W	Description	Reset Value
USBPCR0	0xB000_50C4	R/W	USB PHY 0 Control Register	0x0000_0060

				- / 3	China Contraction	200	
31	30	29	28	27	26	25	24
			Rese	erved	600		
23	22	21	20	19	18	17	16
			Rese	erved	3		7
15	14	13	12	11	10	9	8
	Rese	erved		ClkValid	Res	erved	Suspend
7	6	5	4	3	2	1	0
CLK48	REFCLK	CLK_SEL		XO_ON	SIDDQ	Res	served

Bits	Descriptions	
[11]	ClkValid	UTMI Clock Valid This bit is a flag to indicate if the UTMI clock from USB 2.0 PHY is ready. S/W program must prevent to write other control registers before this UTMI clock valid flag is active. 1'b0: UTMI clock is not valid 1'b1: UTMI clock is valid
[8]	Suspend	Suspend Assertion This bit controls the suspend mode of USB PHY 0. While PHY was suspended, all circuits of PHY were powered down and outputs are tri-stated. This bit is 1'b0 in default. This means the USB PHY 0 is suspended in default. It is necessary to set this bit 1'b1 to make USB PHY 0 leave suspend mode before doing configuration of USB host. 1'b0: USB PHY 0 was suspended. 1'b1: USB PHY 0 was not suspended.
[7]	CLK48	Digital Logic Clock Select This bit controls the input signal clk48m_sel of USB PHY 0. This signal selects Power-Save mode. 1'b0: Non-Power-Save mode. The PLL and the phase interpolator are powered up. The digital logic uses a 480MHz clock. Non-Power-Save mode is valid in all modes and speeds of operation. 1'b1: Power-Save mode. The PLL and the phase interpolator are powered down. The digital logic uses a 48MHz clock. Power-Save mode is valid for only FS-Only operation. The CLK_SEL should be set to 2'b10 (48MHz) when this bit is high.
[6]	REFCLK	Reference Clock Source Select This bit has to set to 1.

Publication Release Date: Jun. 18, 2010



[5:4]	CKL_SEL	Reference Clock Frequency Select This field has to set to 2'b10;
[3]	XO_ON	Force XO Block on During a Suspend This bit controls the input signal xo_on of USB PHY 0. 1'b0: If all ports are suspended, the XO block is powered up, and the test_clk48m signal is available. 1'b1: This bit is inactive, and the XO block is powered down when all ports are suspended.
[2]	SIDDQ	IDDQ Test Enable This bit controls the input signal siddq of USB PHY 0. This signal powers down all analog blocks. 1'b0: The analog blocks are in normal operation. 1'b1: The analog blocks are powered down.

214

Publication Release Date: Jun. 18, 2010



# USB PHY 1 Control Register (USBPCR1)

Register	Address	R/W	Description	Reset Value
USBPCR1	0xB000_50C8	R/W	USB PHY 1 Control Register	0x0000_0020

				- 13	Charles and the	200	
31	30	29	28	27	26	25	24
			Rese	erved	600		
23	22	21	20	19	18	17	16
			Rese	erved	3	20	7
15	14	13	12	11	10	9	8
	Rese	erved		XO_SEL	Res	erved	Suspend
7	6	5	4	3	2	1	0
CLK48	REFCLK	CLK_SEL		XO_ON	SIDDQ	Res	served

Bits	Descriptions	
[11]	XO_SEL	Clock Select for XO Block This bit defines the clock source of PHY1's XO block is from external clock or a crystal. 1'b0: The XO block uses a 48MHz external clock supplied from PHY 0 1'b1: The XO block uses the clock from a crystal
[8]	Suspend	Suspend Assertion This bit controls the suspend mode of USB PHY 1. While PHY was suspended, all circuits of PHY were powered down and outputs are tri-stated. This bit is 1'b0 in default. This means the USB PHY 1 is suspended in default. It is necessary to set this bit 1'b1 to make USB PHY 1 leave suspend mode before doing configuration of USB host. 1'b0: USB PHY 1 was suspended. 1'b1: USB PHY 1 was not suspended.
[7]	CLK48	Digital Logic Clock Select This bit controls the input signal clk48m_sel of USB PHY 1. This signal selects Power-Save mode. 1'b0: Non-Power-Save mode. The PLL and the phase interpolator are powered up. The digital logic uses a 480MHz clock. Non-Power-Save mode is valid in all modes and speeds of operation. 1'b1: Power-Save mode. The PLL and the phase interpolator are powered down. The digital logic uses a 48MHz clock. Power-Save mode is valid for only FS-Only operation. The CLK_SEL should be set to 2'b10 (48MHz) when this bit is high.
[6]	REFCLK	Reference Clock Source Select This bit has to set to 0.
[5:4]	CKL_SEL	Reference Clock Frequency Select This field has to set to 2'b10.

Publication Release Date: Jun. 18, 2010



[3]	XO_ON	Force XO Block on During a Suspend This bit controls the input signal xo_on of USB PHY 1. 1'b0: If all ports are suspended, the XO block is powered up, and the test_clk48m signal is available. 1'b1: This bit is inactive, and the XO block is powered down when all ports are suspended.
[2]	SIDDQ	IDDQ Test Enable This bit controls the input signal siddq of USB PHY 1. This signal powers down all analog blocks. 1'b0: The analog blocks are in normal operation. 1'b1: The analog blocks are powered down.

216

Publication Release Date: Jun. 18, 2010



#### **Host Controller Revision Register (HcRev)**

Register	Address	R/W	Description	Reset Value
HcRev	0xB000_7000	R	Host Controller Revision Register	0x0000_0010

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
			Rese	rved		(O)		
7	6	5	4	3	2	1	0	
			Re	ev		8	200	
i .							MILES V	

Bits	Descriptions	
[31:8]	Reserved	
[7:0]	Rev	<b>Revision</b> Indicates the Open HCI Specification revision number implemented by the Hardware. Host Controller supports 1.0 specification. $(X.Y = XYh)$

217

Publication Release Date: Jun. 18, 2010



# **Host Controller Control Register (HcControl)**

Register	Address	R/W	Description	Reset Value
HcControl	0xB000_7004	R/W	Host Controller Control Register	0x0000_0000

					War was		
31	30	29	28	27	26	25	24
			Rese	erved	477	(0)	
23	22	21	20	19	18	17	16
			erved	7/			
15	14	13	12	11	10	9	8
		Reserved			RWakeEn	RWake	IntRoute
7	6	5	4	3	2	1	0
HcFunc BI		BlkEn	CtrlEn	ISOEn	PeriEn	CtrlB	lkRatio
		•				0	807 5

Bits	Descriptions	
[10]	RWakeEn	Remote Wakeup Connected Enable  If a remote wakeup signal is supported, this bit enables that operation.  Since there is no remote wakeup signal supported, this bit is ignored.
[9]	RWake	Remote Wakeup Connected  This bit indicated whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hard-coded to '0.'
[8]	IntRoute	Interrupt Routing This bit is used for interrupt routing: 0: Interrupts routed to normal interrupt mechanism (INT). 1: Interrupts routed to SMI.
[7:6]	HcFunc	Host Controller Functional State This field sets the Host Controller state. The Controller may force a state change from USBSUSPEND to USBRESUME after detecting resume signaling from a downstream port. States are: 00: USBRESET 01: USBRESUME 10: USBOPERATIONAL 11: USBSUSPEND
[5]	BlkEn	Bulk List Enable When set this bit enables processing of the Bulk list.
[4]	CtrlEn	Control List Enable When set this bit enables processing of the Control list.
[3]	ISOEn	Isochronous List Enable When clear, this bit disables the Isochronous List when the Periodic List is enabled (so Interrupt EDs may be serviced). While processing the Periodic List, the Host Controller will check this bit when it finds an isochronous ED.

Publication Release Date: Jun. 18, 2010



[2]	PeriEn	Periodic List Enable When set, this bit enables processing of the Periodic (interrupt and isochronous) list. The Host Controller checks this bit prior to attempting any periodic transfers in a frame.
[1:0]	CtrlBlkRatio	Control Bulk Service Ratio Specifies the number of Control Endpoints serviced for every Bulk Endpoint. Encoding is N-1 where N is the number of Control Endpoints (i.e. $`00' = 1$ Control Endpoint; $`11' = 3$ Control Endpoints)

Publication Release Date: Jun. 18, 2010



# **Host Controller Command Status Register (HcComSts)**

Register	Address	R/W	Description	Reset Value
HcComSt s	0xB000_7008	R/W	Host Controller Command Status Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	V (62	* 2) n	
23	22	21	20	19	18	17	16
		Rese	erved		X	SchOverRun	
15	14	13	12	11	10	9	8
			Rese	erved		Va-	
7	6	5	4	3	2	1	0
Reserved				OCReq	BlkFill	CtrlFill	HCReset

Bits	Descriptions							
[17:16]	SchOverRun	Schedule Overrun Count This field is increment every time the SchedulingOverrun bit in HcInterruptStatus is set. The count wraps from '11' to '00.'						
[3]	OCReq	Ownership Chang Request When set by software, this bit sets the OwnershipChange field in  HcInterruptStatus. The bit is cleared by software.						
[2]	BlkFill	Bulk List Filled Set to indicate there is an active ED on the Bulk List. The bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk List.						
[1]	CtrlFill	Control List Filled Set to indicate there is an active ED on the Control List. It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List.						
[0]	HCReset	Host Controller Reset This bit is set to initiate the software reset. This bit is cleared by the Host Controller, upon completed of the reset operation.						



#### Host Controller Interrupt Status Register (HcIntSts)

Register	Address	R/W	Description	Reset Value
HcIntSts	0xB000_700C	R/W	Host Controller Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved	ОС			Rese	rved	<0)	
23	22	21	20	19	18	17	16
Reserved						2 0	
15	14	13	12	11	10	9	8
			Rese	rved		92	2) 7
7	6	5	4	3	2	1	0
Reserved	RHSC	FNOF	UnRecErr	Resume	SOF	WBDnHD	SchOR

Bits	Descriptions	S
[30]	ос	Ownership Change This bit is set when the OwnershipChangeRequest bit of  HcCommandStatus is set.
[6]	RHSC	Root Hub Status Change This bit is set when the content of <i>HcRhStatus</i> or the content of any <i>HcRhPortStatus</i> register has changed.
[5]	FNOF	Frame Number Overflow Set when bit 15 of FrameNumber changes value.
[4]	UnRecErr	Unrecoverable Error This event is not implemented and is hard-coded to '0.' Writes are ignored.
[3]	Resume	Resume Detected Set when Host Controller detects resume signaling on a downstream port.
[2]	SOF	Start Of Frame Set when the Frame Management block signals a 'Start of Frame' event.
[1]	WBDnHD	Write Back Done Head Set after the Host Controller has written HcDoneHead to HccaDoneHead.
[0]	SchOR	Scheduling Overrun Set when the List Processor determines a Schedule Overrun has occurred.
		Publication Release Date: Jun. 18, 2010 221 Revision: A3



# Host Controller Interrupt Enable Register (HcIntEn)

Register	Address	R/W	Description	Reset Value
HcIntEn	0xB000_7010	R/W	Host Controller Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
IntEn	OCEn			Rese	rved	$\langle c \rangle$	
23	22	21	20	19	18	17	16
			Rese	erved	74		
15	14	13	12	11	10	9	8
			Rese	erved		92	200
7	6	5	4	3	2	1	0
Reserved	RHSCEn	FNOFEn	URErrEn	ResuEn	SOFEn	WBDHEn	SchORE n

Bits	Descriptions	
[31]	IntEn	Master Interrupt Enable This bit is a global interrupt enable. A write of '1' allows interrupts to be enabled via the specific enable bits listed above.
[30]	OCEn	Ownership Change Enable 0: Ignore 1: Enables interrupt generation due to Ownership Change.
[6]	RHSCEn	Root Hub Status Change Enable 0: Ignore 1: Enables interrupt generation due to Root Hub Status Change.
[5]	FNOFEn	Frame Number Overflow Enable 0: Ignore 1: Enables interrupt generation due to Frame Number Overflow.
[4]	URErrEn	Unrecoverable Error Enable This event is not implemented. All writes to this bit are ignored.
[3]	ResuEn	Resume Detected Enable 0: Ignore 1: Enables interrupt generation due to Resume Detected.
[2]	SOFEn	Start Of Frame Enable 0: Ignore 1: Enables interrupt generation due to Start of Frame.
[1]	WBDHEn	Write Back Done Head Enable 0: Ignore 1: Enables interrupt generation due to Write-back Done Head.

Publication Release Date: Jun. 18, 2010



[0]	SchOREn	Scheduling Overrun Enable 0: Ignore 1: Enables interrupt generation due to Scheduling Overrun.
		1. Eliables litterrupt generation due to Scheddling Overrun.

223

Publication Release Date: Jun. 18, 2010



# Host Controller Interrupt Disable Register (HcIntDis)

Register	Address	R/W	Description	Reset Value
HcIntDis	0xB000_7014	R/W	Host Controller Interrupt Disable Register	0x0000_0000

31	30	29	28	27	26	25	24	
IntDis	OCDis			Rese	rved	(C)		
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved	RHSCDis	FNOFDis	URErrDis	ResuDis	SOFDis	WBDHDis	SchORDis	

Bits	Descriptions	
[31]	IntDis	Master Interrupt Disable Global interrupt disable. A write of '1' disables all interrupts.
[30]	OCDis	Ownership Change Disable 0: Ignore 1: Disables interrupt generation due to Ownership Change.
[6]	RHSCDis	Root Hub Status Change Disable 0: Ignore 1: Disables interrupt generation due to Root Hub Status Change.
[5]	FNOFDis	Frame Number Overflow Disable 0: Ignore 1: Disables interrupt generation due to Frame Number Overflow.
[4]	URErrDis	Unrecoverable Error Disable This event is not implemented. All writes to this bit are ignored.
[3]	ResuDis	Resume Detected Disable 0: Ignore 1: Disables interrupt generation due to Resume Detected.
[2]	SOFDis	Start Of Frame Disable 0: Ignore 1: Disables interrupt generation due to Start of Frame.
[1]	WBDHDis	Write Back Done Head Disable 0: Ignore 1: Disables interrupt generation due to Write-back Done Head.
[0]	SchORDis	Scheduling Overrun Disable 0: Ignore 1: Disables interrupt generation due to Scheduling Overrun.

Publication Release Date: Jun. 18, 2010



# **Host Controller Communication Area Register (HcHCCA)**

Register	Address	R/W	Description	Reset Value
HcHCCA	0xB000_7018	R/W	Host Controller Communication Area Register	0x0000_0000

31	30	29	28	27	26	25	24		
HCCA									
23	22	21	20	19	18	17	16		
HCCA									
15	14	13	12	11	10	9	8		
			HC	CA		92	200		
7	6	5	4	3	2	1	0		
	Reserved								

Bits	Descriptions		
[31:7]	нсса	Host Controller Communication Area Pointer to HCCA base address.	6

# **Host Controller Period Current ED Register (HcPerCED)**

Register	Address	R/W	Description	Reset Value
HcPerCED	0xB000_701C	R/W	Host Controller Period Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24			
A. O.	PeriCED									
23	22	21	20	19	18	17	16			
SON,	PeriCED									
15	14	13	12	11	10	9	8			
9/3	1		Peri	iCED						
7	6	5	4	3	2	1	0			
	PeriCED				Reserved					

Bits	Descriptions	
[31:4]	PeriCED	Periodic Current ED Pointer to the current Periodic List ED.

Publication Release Date: Jun. 18, 2010



#### **Host Controller Control Head ED Register (HcCtrHED)**

Register	Address	R/W	Description	Reset Value
HcCtrHED	0xB000_7020	R/W	Host Controller Control Head ED Register	0x0000_0000

31	30	29	28	27	26	25	24		
CtrlHED									
23	22	21	20	19	18	17	16		
CtrlHED									
15	14	13	12	11	10	9	8		
	CtrlHED								
7	6	5	4	3	2	1	0		
CtrlHED			Reserved						

Bits	Descriptions		
[31:4]	CtrlHED	Control Head ED Pointer to the Control List Head ED.	6

# **Host Controller Control Current ED Register (HcCtrCED)**

Register	Address	R/W	Description	Reset Value
HcCtrCED	0xB000_7024	R/W	Host Controller Control Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24				
The sale	CtrlCED										
23	22	21	20	19	18	17	16				
KON.	CtrlCED										
15	14	13	12	11	10	9	8				
9/2			Ctrl	CED							
7	6	5	4	3	2	1	0				
	CtrlCED				Reserved						

Bits	Descriptions	
[31:4]	CtrlCED	Control Current Head ED Pointer to the current Control List Head ED.

Publication Release Date: Jun. 18, 2010



#### Host Controller Bulk Head ED Register (HcBlkHED)

Register	Address	R/W	Description	Reset Value
HcBlkHED	0xB000_7028	R/W	Host Controller Bulk Head ED Register	0x0000_0000

31	30	29	28	27	26	25	24		
BIKHED									
23	22	21	20	19	18	17	16		
BIKHED									
15	14	13	12	11	10	9	8		
	BIKHED								
7	6	5	4	3	2	1	0		
BIKHED			Reserved						

Bits	Descriptions		
[31:4]	BIKHED	Bulk Head ED Pointer to the Bulk List Head ED.	4

# Host Controller Bulk Current Head ED Register (HcBlkCED)

Register	Address	R/W	Description	Reset Value
HcBlkCED	0xB000_702C	R/W	Host Controller Bulk Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24		
BIKCED									
23	22	21	20	19	18	17	16		
BIKCED									
15	14	13	12	11	10	9	8		
TON	120		Blk	CED					
7	6	5	4	3	2	1	0		
BIKCED					Rese	erved			

Bits	Descriptions	
[31:4]	BIKCED	Bulk Current Head ED Pointer to the current Bulk List Head ED.

Publication Release Date: Jun. 18, 2010



# **Host Controller Done Head Register (HcDoneH)**

Register	Address	R/W	Description	Reset Value
HcDoneH	0xB000_7030	R/W	Host Controller Done Head Register	0x0000_0000

31	30	29	28	27	26	25	24		
DoneH									
23	22	21	20	19	18	17	16		
DoneH									
15	14	13	12	11	10	9	8		
			Dor	neH		92	200		
7	6	5	4	3	2	1	0		
DoneH				Rese	erved	(D) (D)			

Bits	Descriptions		
[31:4]	DoneH	Done Head Pointer to the current Done List Head ED.	6

228

Publication Release Date: Jun. 18, 2010



# Host Controller Frame Interval Register (HcFmIntv)

Register	Address	R/W	Description	Reset Value
HcFmIntv	0xB000_7034	R/W	Host Controller Frame Interval Register	0x0000_2EDF

31	30	29	28	27	26	25	24		
FmIntvT		FSDPktCnt							
23	22	21	20	19	18	17	16		
	FSDPktCnt								
15	14	13	12	11	10	9	8		
Rese	rved			FmIn	terval	52	200		
7	6	5	4	3	2	1	0		
FmInterval									

Bits	Descriptions	
[31]	FmIntvT	Frame Interval Toggle This bit is toggled by HCD when it loads a new value into FrameInterval.
[30: 16]	FSDPktCnt	FS Largest Data Packet This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame.
[13:0]	FmInterval	Frame Interval This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999 is stored here.

229

Publication Release Date: Jun. 18, 2010



#### Host Controller Frame Remaining Register (HcFmRem)

Register	Address	R/W	Description	Reset Value
HcFmRem	0xB000_7038	R	Host Controller Frame Remaining Register	0x0000_0000

31	30	29	28	27	26	25	24		
FmRemT		Reserved							
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Rese	erved			FmRe	emain	52	200		
7	6	5	4	3	2	1	0		
	FmRemain								

Bits	Descriptions	
[31]	FmRemT	Frame Remaining Toggle Loaded with FrameIntervalToggle when FrameRemaining is loaded.
[13:0]	FmRemain	Frame Remaining When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of frame) the counter reloads with FrameInterval. In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.

230

Publication Release Date: Jun. 18, 2010



# **Host Controller Frame Number Register (HcFNum)**

Register	Address	R/W	Description	Reset Value
HcFNum	0xB000_703C	R	Host Controller Frame Number Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved	74			
15	14	13	12	11	10	9	8	
			Fml	Num		92	200	
7	6	5	4	3	2	1	0	
			Fml	Num		09	J (0)	

Bits	Descriptions	
[15:0]	FmNum	Frame Number This 16-bit incrementing counter field is incremented coincident with the loading of FrameRemaining. The count rolls over from 'FFFFh' to '0h.'

# **Host Controller Periodic Start Register (HcPerSt)**

Register	Address	R/W	Description	Reset Value
HcPerSt	0xB000_7040	R/W	Host Controller Periodic Start Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
1			Rese	erved			
15	14	13	12	11	10	9	8
Rese	erved		PeriStart				
7	6	5	4	3	2	1	0
PeriStart							

Bits	Descriptions	
[13:0]	PeriStart	Periodic Start This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.

Publication Release Date: Jun. 18, 2010



# Host Controller Root Hub Descriptor A Register (HcRhDeA)

Register	Address	R/W	Description	Reset Value
HcRhDeA	0xB000_7048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002

31         30         29         28         27         26         25         24           PwrGDT           23         22         21         20         19         18         17         16           Reserved           15         14         13         12         11         10         9         8           Reserved         NOCP         OCPM         DevType         NPS         PSM           7         6         5         4         3         2         1         0           DPortNum								
23         22         21         20         19         18         17         16           Reserved           15         14         13         12         11         10         9         8           Reserved         NOCP         OCPM         DevType         NPS         PSM           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24
Reserved           15         14         13         12         11         10         9         8           Reserved         NOCP         OCPM         DevType         NPS         PSM           7         6         5         4         3         2         1         0				Pwr	GDT	4000	2)	
15         14         13         12         11         10         9         8           Reserved         NOCP         OCPM         DevType         NPS         PSM           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16
Reserved         NOCP         OCPM         DevType         NPS         PSM           7         6         5         4         3         2         1         0				Rese	erved	7//	20	
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
7 6 5 4 3 2 1 0 DPortNum		Reserved		NOCP	ОСРМ	DevType	NPS	PSM
DPortNum	7	6	5	4	3	2	1	0
				DPor	tNum		-09	0) 16

Bits	Descriptions	
[31:24]	PwrGDT	Power On to Power Good Time This field value is represented as the number of 2 ms intervals, which ensuring that the power switching is effective within 2 ms. Only bits [25:24] is implemented as R/W. The remaining bits are read only as '0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written to support system implementation. This field should always be written to a non-zero value.
[12]	NOCP	No Over Current Protection This bit should be written to support the external system port over-current implementation.  0 = Over-current status is reported 1 = Over-current status is not reported
[11]	ОСРМ	Over Current Protection Mode This bit should be written 0 and is only valid when NoOverCurrentProtection is cleared.  0 = Global Over-Current 1 = Individual Over-Current
[10]	DevType	Device Type
[9]	NPS	No Power Switching This bit should be written to support the external system port power switching implementation.  0 = Ports are power switched.  1 = Ports are always powered on.

Publication Release Date: Jun. 18, 2010



[8]	PSM	Power Switching Mode This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'.  0 = Global Switching 1 = Individual Switching
[7:0]	DPortNum	Number Downstream Ports

Publication Release Date: Jun. 18, 2010



### Host Controller Root Hub Descriptor B Register (HcRhDeB)

Register	Address	R/W	Description	Reset Value
HcRhDeB	0xB000_704C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000

31	30	29	28	27	26	25	24
			PF	СМ	677	(C)	
23	22	21	20	19	18	17	16
			PF	PCM	34		
15	14	13	12	11	10	9	8
			DevR	emove		92	2)/
7	6	5	4	3	2	1	0
			DevR	emove		20	g (0) T

Bits	Descriptions	
[31:16]	РРСМ	Port Power Control Mask Global-power switching. This field is only valid if NoPowerSwitching is cleared and PowerSwitchingMode is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower).  0 = Device not removable 1 = Global-power mask Port Bit relationship - Unimplemented ports are reserved, read/write '0'. 0 : Reserved 1 : Port 1 2 : Port 2 15 : Port 15
[15:0]	DevRemove	Device Removable  0 = Device not removable  1 = Device removable  Port Bit Relationship  0 : Reserved  1 : Port 1  2 : Port 2   15 : Port 15  Unimplemented ports are reserved, read/write '0'.

Publication Release Date: Jun. 18, 2010



### **Host Controller Root Hub Status Register (HcRhSts)**

Register	Address	R/W	Description	Reset Value
HcRhSts	0xB000_7050	R/W	Host Controller Root Hub Status Register	0x0000_0000

				- 1			
31	30	29	28	27	26	25	24
RWECIr				Reserved	477	(A)	
23	22	21	20	19	18	17	16
		Rese	erved		T.	OCIC	LPSC
15	14	13	12	11	10	9	8
DRWEn	Reserved						2)/
7	6	5	4	3	2	1	0
Reserved						ОС	LPS

		10 Sept (2)
Bits	Descriptions	
[31]	RWECIr	Clear Remote Wakeup Enable Writing a '1' to this bit clears DeviceRemoteWakeupEnable. Writing a '1' has no effect.
[17]	ocic	Over Current Indicator Change This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect.
[16]	LPSC	(Read) LocalPowerStatusChange Not supported. Always read '0'. (Write) SetGlobalPower Write a '1' issues a SetGlobalPower command to the ports. Writing a '0' has no effect.
[15]	DRWEn	(Read) DeviceRemoteWakeupEnable This bit enables ports' ConnectStatusChange as a remote wakeup event.  0 = disabled 1 = enabled (Write) SetRemoteWakeupEnable Writing a '1' sets DeviceRemoteWakeupEnable. Writing a '0' has no effect.
[1]	ос	Over Current Indicator This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection and OverCurrentProtectionMode are cleared.  0 = No over-current condition 1 = Over-current condition

Publication Release Date: Jun. 18, 2010



[0] <b>LPS</b>	(Read) LocalPowerStatus Not Supported. Always read '0'. (Write) ClearGlobalPower Writing a '1' issues a ClearGlobalPower command to the ports. '0' has no effect.	Writing a
----------------	---	-----------

236

Publication Release Date: Jun. 18, 2010



#### Host Controller Root Hub Port Status (HcRhPrt [1: 2])

Register	Address	R/W	Description	Reset Value
HcRhPrt1	0xB000_7054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPrt2	0xB000_7058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000

31         30         29         28         27         26         25         24           Reserved           23         22         21         20         19         18         17         16           Reserved         PRSC         POCIC         PSSC         PESC         CSC           15         14         13         12         11         10         9         8           Reserved         LSDev         PPS           7         6         5         4         3         2         1         0           Reserved         PR         POC         PS         PE         CC								
23         22         21         20         19         18         17         16           Reserved         PRSC         POCIC         PSSC         PESC         CSC           15         14         13         12         11         10         9         8           Reserved         LSDev         PPS           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24
Reserved         PRSC         POCIC         PSSC         PESC         CSC           15         14         13         12         11         10         9         8           Reserved         LSDev         PPS           7         6         5         4         3         2         1         0				Rese	erved	60	5 (CA	
15         14         13         12         11         10         9         8           Reserved         LSDev         PPS           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16
Reserved         LSDev         PPS           7         6         5         4         3         2         1         0		Reserved			POCIC	PSSC	PESC	csc
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
			Rese	rved			LSDev	PPS
Reserved PR POC PS PE CC	7	6	5	4	3	2	1	0
	Reserved			PR	POC	PS	PE	CC

Bits	Descriptions	
[20]	PRSC	Port Reset Status Change This bit indicates that the port reset signal has completed.  0 = Port reset is not complete.  1 = Port reset is complete.
[19]	POCIC	Port Over Current Indicator Change This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect.
[18]	PSSC	Port Suspend Status Change This bit indicates the completion of the selective resume sequence for the port.  0 = Port is not resumed.  1 = Port resume is complete.
[17]	PESC	Port Enable Status Change This bit indicates that the port has been disabled due to a hardware event (cleared PortEnableStatus).  0 = Port has not been disabled.  1 = PortEnableStatus has been cleared.
[16]	csc	Connect Status Change This bit indicates connect or disconnect event has been detected. Writing a '1' clears this bit. Writing a '0' has no effect.  0 = No connect/disconnect event.  1 = Hardware detection of connect/disconnect event.  Note: If DeviceRemoveable is set, this bit resets to '1'.

Publication Release Date: Jun. 18, 2010



[9]	LSDev	(Read) LowSpeedDeviceAttached This bit defines the speed (and bud idle) of the attached device. It is only valid when CurrentConnectStatus is set.  0 = Full Speed device 1 = Low Speed device (Write) ClearPortPower Writing a '1' clears PortPowerStatus. Writing a '0' has no effect
[8]	PPS	(Read) PortPowerStatus This bit reflects the power state of the port regardless of the power switching mode.  0 = Port power is off. 1 = Port power is on. Note: If NoPowerSwitching is set, this bit is always read as '1'. (Write) SetPortPower Writing a '1' sets PortPowerStatus. Writing a '0' has no effect.
[4]	PR	(Read) PortResetStatus  0 = Port reset signal is not active.  1 = Port reset signal is active.  (Write) SetPortReset  Writing a '1' sets PortResetStatus. Writing a '0' has no effect.
[3]	POC	(Read) PortOverCurrentIndicator This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set.  0 = No over-current condition 1 = Over-current condition (Write) ClearPortSuspend Writing a '1' initiates the selective resume sequence for the port. Writing a '0' has no effect.
[2]	PS	(Read) PortSuspendStatus  0 = Port is not suspended  1 = Port is selectively suspended  (Write) SetPortSuspend  Writing a '1' sets PortSuspendStatus. Writing a '0' has no effect.
[1]	PE	(Read) PortEnableStatus  0 = Port disabled.  1 = Port enabled.  (Write) SetPortEnable  Writing a '1' sets PortEnableStatus. Writing a '0' has no effect.
[0]	сс	(Read) CurrentConnectStatus 0 = No device connected. 1 = Device connected.  NOTE: If DeviceRemoveable is set (not removable) this bit is always '1'.  (Write) ClearPortEnable  Writing '1' a clears PortEnableStatus. Writing a '0' has no effect.

Publication Release Date: Jun. 18, 2010



# **USB Operational Mode Enable Register (OpModEn)**

Register	Address	R/W	Description	Reset Value
OpModEn	0xB000_7204	R/W	USB Operational Mode Enable Register	0X0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	677		
23	22	21	20	19	18	17	16
			Rese	erved	- W	2	
15	14	13	12	11	10	9	8
Reserved					25	SIEPDis	
7	6	5	4	3	2	1	0
Reserved				OCALow	Reserved	ABORT	DBR16

Bits	Description	s
[8]	SIEPDis	SIE Pipeline Disable When set, waits for all USB bus activity to complete prior to returning completion status to the List Processor. This is a failsafe mechanism to avoid potential problems with the clk_dr transition between 1.5 MHz and 12 MHz.
[3]	OCALow	Over Current Active Low This bit controls the polarity of over current flag from external power IC. 0: Over current flag is high active 1: Over current flag is low active
[1]	ABORT	AHB Bus ERROR Response This bit indicates there is an ERROR response received in AHB bus. 0: No ERROR response received 1: ERROR response received
[0]	DBR16	Data Buffer Region 16 When set, the size of the data buffer region is 16 bytes. Otherwise, the size is 32 bytes.
		Publication Release Date: Jun. 18, 2010 239 Revision: A3



#### 6.9 USB 2.0 Device Controller

The NUC920ABN USB Device Controller is compliant to the USB Specification version 2.0. It also supports the software control for device remote-wakeup and 6 configurable endpoints in addition to Control Endpoint. Each of these endpoints can be Isochronous, Bulk or Interrupt and they can be either of IN or OUT direction with maximum packet size up to 1024 bytes. Three different modes of operation (Auto validation mode, manual validation mode and Fly mode) are supported for IN-endpoint.

# 6.9.1 USB Device Register Group Summary

Register Groups	Description
Main Control Registers	These set of registers control the global enable of interrupts and maintain the status of the interrupts
USB Control Registers	These set of registers control the USB related events to/from the USB host and hold the status of the USB events.
Control Endpoint Registers	These set of registers direct the control endpoint in handling the USB requests from the host and hold the status information of the transactions.
Non control Endpoint Registers	These set of registers configure, control and exhibit the status of the non-control endpoints' operation
DMA Registers	These registers are responsible for the DMA related operations

# 6.9.2 USB Device Control Registers Map

Register	Address	R/W	Description	Reset Value		
USBD_BA = 0xB000_6000						
IRQ_STAT	0xB000_6000	R	Interrupt Register	0x0000_0000		
Reserved	0xB000_6004			N/A		
IRQ_ENB_L	0xB000_6008	R/W	Interrupt Enable Low Register	0x0000_0001		
Reserved	0xB000_600C	3)		N/A		

Publication Release Date: Jun. 18, 2010



USB_IRQ_STAT	0xB000_6010	R/W	USB Interrupt Status register	0x0000_0000
USB_I RQ_ENB	0xB000_6014	R/W	USB Interrupt Enable register	0x0000_0040
USB_OPER	0xB000_6018	R/W	USB operational register	0x0000_0002
USB_FRAME_CNT	0xB000_601C	R	USB frame count register	0x0000_0000
USB_ADDR	0xB000_6020	R/W	USB address register	0x0000_0000
CEP_DATA_BUF	0xB000_6028	R/W	Control-ep Data Buffer	0x0000_0000
CEP_CTRL_STAT	0xB000_602C	R/W	Control-ep Control and Status	0x0000_0000
CEP_IRQ_ENB	0xB000_6030	R/W	Control-ep Interrupt Enable	0x0000_0000
CEP_IRQ_STAT	0xB000_6034	R/W	Control-ep Interrupt Status	0x0000_1000
IN_TRNSFR_CNT	0xB000_6038	R/W	In-transfer data count	0x0000_0000
OUT_TRNSFR_CNT	0xB000_603C	R	Out-transfer data count	0x0000_0000
CEP_CNT	0xB000_6040	R	Control-ep data count	0x0000_0000
SETUP1_0	0xB000_6044	R	Setupbyte1 & byte0	0x0000_0000
SETUP3_2	0xB000_6048	R	Setupbyte3 & byte2	0x0000_0000
SETUP5_4	0xB000_604C	R	Setupbyte5 & byte4	0x0000_0000
SETUP7_6	0xB000_6050	R	Setupbyte7 & byte6	0x0000_0000
CEP_START_ADDR	0xB000_6054	R/W	Control EP's RAM start address	0x0000_0000
CEP_END_ADDR	0xB000_6058	R/W	Control EP's RAM end address	0x0000_0000
DMA_CTRL_STS	0xB000_605C	R/W	DMA control and status register	0x0000_0000
DMA_CNT	0xB000_6060	R/W	DMA count register	0x0000_0000
EPA_DATA_BUF	0xB000_6064	R/W	Endpoint A data register	0x0000_0000
EPA_IRQ_STAT	0xB000_6068	R/W	Endpoint A Interrupt status register	0x0000_0002
EPA_IRQ_ENB	0xB000_606C	R/W	Endpoint A Interrupt enable register	0x0000_0000
EPA_DATA_CNT	0xB000_6070	R	Data count available in endpoint A buffer	0x0000_0000
EPA_RSP_SC	0xB000_6074	R/W	Endpoint A response register set/clear	0x0000_0000
EPA_MPS	0xB000_6078	R/W	Endpoint A maximum packet size register	0x0000_0000
EPA_CNT	0xB000_607C	R/W	Endpoint A transfer count register	0x0000_0000
EPA_CFG	0xB000_6080	R/W	Endpoint A configuration register	0x0000_0012
EPA_START_ADDR	0xB000_6084	R/W	Endpoint A RAM start address	0x0000_0000
EPA_END_ADDR	0xB000_6088	R/W	Endpoint A RAM end address	0x0000_0000
EPB_DATA_BUF	0xB000_608C	R/W	Endpoint B data register	0x0000_0000

241

Publication Release Date: Jun. 18, 2010



			20.2	
EPB_IRQ_STAT	0xB000_6090	R/W	Endpoint B Interrupt status register	0x0000_0002
EPB_IRQ_ENB	0xB000_6094	R/W	Endpoint B Interrupt enable register	0x0000_0000
EPB_DATA_CNT	0xB000_6098	R	Data count available in endpoint B buffer	0x0000_0000
EPB_RSP_SC	0xB000_609C	R/W	Endpoint B response register set/clear	0x0000_0000
EPB_MPS	0xB000_60A0	R/W	Endpoint B maximum packet size register	0x0000_0000
EPB_TRF_CNT	0xB000_60A4	R/W	Endpoint B transfer count register	0x0000_0000
EPB_CFG	0xB000_60A8	R/W	Endpoint B configuration register	0x0000_0022
EPB_START_ADDR	0xB000_60AC	R/W	Endpoint B RAM start address	0x0000_0000
EPB_END_ADDR	0xB000_60B0	R/W	Endpoint B RAM end address	0x0000_0000
EPC_DATA_BUF	0xB000_60B4	R/W	Endpoint C data register	0x0000_0000
EPC_IRQ_STAT	0xB000_60B8	R/W	Endpoint C Interrupt status register	0x0000_0002
EPC_IRQ_ENB	0xB000_60BC	R/W	Endpoint C Interrupt enable register	0x0000_0000
EPC_DATA_CNT	0xB000_60C0	R	Data count available in endpoint C buffer	0x0000_0000
EPC_RSP_SC	0xB000_60C4	R/W	Endpoint C response register set/clear	0x0000_0000
EPC_MPS	0xB000_60C8	R/W	Endpoint C maximum packet size register	0x0000_0000
EPC_TRF_CNT	0xB000_60CC	R/W	Endpoint C transfer count register	0x0000_0000
EPC_CFG	0xB000_60D0	R/W	Endpoint C configuration register	0x0000_0032
EPC_START_ADDR	0xB000_60D4	R/W	Endpoint C RAM start address	0x0000_0000
EPC_END_ADDR	0xB000_60D8	R/W	Endpoint C RAM end address	0x0000_0000
EPD_DATA_BUF	0xB000_60DC	R/W	Endpoint D data register	0x0000_0000
EPD_IRQ_STAT	0xB000_60E0	R/W	Endpoint D Interrupt status register	0x0000_0002
EPD_IRQ_ENB	0xB000_60E4	R/W	Endpoint D Interrupt enable register	0x0000_0000
EPD_DATA_CNT	0xB000_60E8	R	Data count available in endpoint D buffer	0x0000_0000
EPD_RSP_SC	0xB000_60EC	R/W	Endpoint D response register set/clear	0x0000_0000
EPD_MPS	0xB000_60F0	R/W	Endpoint D maximum packet size register	0x0000_0000
EPD_TRF_CNT	0xB000_60F4	R/W	Endpoint D transfer count register	0x0000_0000
EPD_CFG	0xB000_60F8	R/W	Endpoint D configuration register	0x0000_0042
EPD_START_ADDR	0xB000_60FC	R/W	Endpoint D RAM start address	0x0000_0000
EPD_END_ADDR	0xB000_6100	R/W	Endpoint D RAM end address	0x0000_0000
EPE_DATA_BUF	0xB000_6104	R/W	Endpoint E data register	0x0000_0000
EPE_IRQ_STAT	0xB000_6108	R/W	Endpoint E Interrupt status register	0x0000_0002
	7.77 0.7			

242

Publication Release Date: Jun. 18, 2010



			200	
EPE_IRQ_ENB	0xB000_610C	R/W	Endpoint E Interrupt enable register	0x0000_0000
EPE_DATA_CNT	0xB000_6110	R	Data count available in endpoint E buffer	0x0000_0000
EPE_RSP_SC	0xB000_6114	R/W	Endpoint E response register set/clear	0x0000_0000
EPE_MPS	0xB000_6118	R/W	Endpoint E maximum packet size register	0x0000_0000
EPE_TRF_CNT	0xB000_611C	R/W	Endpoint E transfer count register	0x0000_0000
EPE_CFG	0xB000_6120	R/W	Endpoint E configuration register	0x0000_0052
EPE_START_ADDR	0xB000_6124	R/W	Endpoint E RAM start address	0x0000_0000
EPE_END_ADDR	0xB000_6128	R/W	Endpoint E RAM end address	0x0000_0000
EPF_DATA_BUF	0xB000_612C	R/W	Endpoint F data register	0x0000_0000
EPF_IRQ_STAT	0xB000_6130	R/W	Endpoint F Interrupt status register	0x0000_0002
EPF_IRQ_ENB	0xB000_6134	R/W	Endpoint F Interrupt enable register	0x0000_0000
EPF_DATA_CNT	0xB000_6138	R	Data count available in endpoint F buffer	0x0000_0000
EPF_RSP_SC	0xB000_613C	R/W	Endpoint F response register set/clear	0x0000_0000
EPF_MPS	0xB000_6140	R/W	Endpoint F maximum packet size register	0x0000_0000
EPF_TRF_CNT	0xB000_6144	R/W	Endpoint F transfer count register	0x0000_0000
EPF_CFG	0xB000_6148	R/W	Endpoint F configuration register	0x0000_0062
EPF_START_ADDR	0xB000_614C	R/W	Endpoint F RAM start address	0x0000_0000
EPF_END_ADDR	0xB000_6150	R/W	Endpoint F RAM end address	0x0000_0000
USB_DMA_ADDR	0xB000_6700	R/W	USB_DMA address register	0x0000_0000
USB_PHY_CTL	0xB000_6704	R/W	USB PHY control register	0x0000_0060
			·	

Publication Release Date: Jun. 18, 2010



# 6.9.3 USB Device Control Registers

# **Interrupt Register (IRQ)**

Register	Address	R/W	Description	Default Value
IRQ	0xB000_6000	R	Interrupt Register	0x0000_0000

						7.5				
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	rved		(0)				
7 6 5 4 3 2 1							0			
EPF_INT	EPE_INT	EPD_INT	EPC_INT	EPB_INT	EPA_INT	CEP_INT	USB_INT			

Bits	Descriptio	ns
[7]	EPF_INT	This bit conveys the interrupt for Endpoints F. When set, the corresponding Endpoint F's interrupt status register should be read to determine the cause of the interrupt.
[6]	EPE_INT	This bit conveys the interrupt for Endpoints E. When set, the corresponding Endpoint E's interrupt status register should be read to determine the cause of the interrupt.
[5]	EPD_INT	This bit conveys the interrupt for Endpoints D. When set, the corresponding Endpoint D's interrupt status register should be read to determine the cause of the interrupt.
[4]	EPC_INT	This bit conveys the interrupt for Endpoints C. When set, the corresponding Endpoint C's interrupt status register should be read to determine the cause of the interrupt.
[3]	EPB_INT	This bit conveys the interrupt for Endpoints B. When set, the corresponding Endpoint B's interrupt status register should be read to determine the cause of the interrupt.
[2]	EPA_INT	This bit conveys the interrupt for Endpoints A. When set, the corresponding Endpoint A's interrupt status register should be read to determine the cause of the interrupt.
[1]	CEP_INT	Control Endpoint Interrupt. This bit conveys the interrupt status for control endpoint. When set, Control-ep's interrupt status register should be read to determine the cause of the interrupt.

Publication Release Date: Jun. 18, 2010

[0]	USB_INT	USB Interrupt. This bit conveys the interrupt status for USB specific events endpoint. When set, USB interrupt status register should be read to determine the cause of the interrupt.
-----	---------	--

Publication Release Date: Jun. 18, 2010



# Interrupt Enable Low Register (IRQ\_ENB\_L)

Register	Address	R/W	Description	Default Value
IRQ_ENB_L	0xB000_6008	R/W	Interrupt Enable Low Register	0x0000_0001

	1 O 15 to 10									
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	7 6 5 4 3 2						0			
EPF_IE	EPE_IE	EPD_IE	EPC_IE	EPB_IE	EPA_IE	CEP_IE	USB_IE			

Bits	Descriptio	ns
[7]	EPF_IE	Interrupt Enable for Endpoint F. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint F
[6]	EPE_IE	Interrupt Enable for Endpoint E. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint E
[5]	EPD_IE	Interrupt Enable for Endpoint D. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint D
[4]	EPC_IE	Interrupt Enable for Endpoint C. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint C
[3]	EPB_IE	Interrupt Enable for Endpoint B. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint B
[2]	EPA_IE	Interrupt Enable for Endpoint A. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint A.
[1]	CEP_IE	Control Endpoint Interrupt Enable. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the control endpoint.
[0]	USB_IE	USB Interrupt Enable. When set, this bit enables a local interrupt to be generated when a USB event occurs on the bus.

Publication Release Date: Jun. 18, 2010



# **USB Interrupt Status Register (USB\_IRQ\_STAT)**

Register	Address	R/W	Description	Default Value
USB_IRQ_STAT	0xB000_6010	R/W	USB Interrupt Status Register	0x0000_0000

					LULIC TOTAL					
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved	TCLKOK_IS	DMACOM_IS	HISPD_IS	SUS_IS	RUM_IS	RST_IS	SOF_IS			

Bits	Descriptions	
[6]	TCLKOK_IS	Usable Clock Interrupt. This bit is set when usable clock is available from the transceiver. Writing `1" clears this bit.
[5]	DMACOM_IS	DMA Completion Interrupt. This bit is set when the DMA transfer is over. Writing `1" clears this bit.
[4]	HISPD_IS	High Speed Settle. This bit is set when the valid high-speed reset protocol is over and the device has settled is high-speed. Writing `1" clears this bit.
[3]	sus_is	Suspend Request. This bit is set as default and it has to be cleared by writing '1' before the USB reset. This bit is also set when a USB Suspend request is detected from the host. Writing '1' clears this bit.
[2]	RUM_IS	Resume. When set, this bit indicates that a device resume has occurred. Writing a '1' clears this bit.
[1]	RST_IS	Reset Status. When set, this bit indicates that either the USB root port reset is end. Writing a '1' clears this bit.
[0]	SOF_IS	SOF. This bit indicates when a start-of-frame packet has been received. Writing a '1' clears this bit.

Publication Release Date: Jun. 18, 2010



### **USB Interrupt Enable Register (USB\_IRQ\_ENB)**

Register	Address	R/W	Description	Default Value
USB_IRQ_ENB	0xB000_6014	R/W	USB Interrupt Enable Register	0x0000_0040

					1/3/3 /					
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
			Rese	rved		ZO (C	1			
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved	TCLKOK_IE	DMACOM_IE	HISPD_IE	SUS_IE	RUM_IE	RST_IE	SOF_IE			

Bits	Descriptions	
[6]	TCLKOK_IE	Usable Clock Interrupt. This bit enables the usable clock interrupt.
[5]	DMACOM_IE	DMA Completion Interrupt. This bit enables the DMA completion interrupt
[4]	HISPD_IE	High Speed Settle. This bit enables the high-speed settle interrupt.
[3]	SUS_IE	Suspend Request. This bit enables the Suspend interrupt.
[2]	RUM_IE	Resume. This bit enables the Resume interrupt.
[1]	RST_IE	Reset Status. This bit enables the USB-Reset interrupt.
[0]	SOF_IE	SOF Interrupt. This bit enables the SOF interrupt.

248

Publication Release Date: Jun. 18, 2010



#### **USB Operational Register (USB\_OPER)**

Register	Address	R/W	Description	Default Value
USB_OPER	0xB000_6018	R/W	USB Operational Register	0x0000_0002

					1/2/				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved		20)	V.A		
7	6	5	4	3	2	1	0		
Reserved				CUR_SPD	SET_HISPD	GEN_RUM			

Bits	Descriptions	
[2]	CUR_SPD	USB Current Speed. When set, this bit indicates that the DEVICE CONTROLLER has settled in High Speed and a zero indicates that the device has settled in Full Speed
[1]	SET_HISPD	USB High Speed. When set to one, this bit indicates the DEVICE CONTROLLER to initiate a chirp-sequence during reset protocol, if it is set to zero indicates the DEVICE CONTROLLER to suppress the chirp-sequence during reset protocol, thereby allowing the DEVICE CONTROLLER to settle in full-speed, even though it is connected to a USB2.0 Host.
[0]	GEN_RUM	Generate Resume. Writing a 1 to this bit causes a Resume sequence to be initiated to the host if device remote wakeup is enabled. This bit is self-clearing.

249

Publication Release Date: Jun. 18, 2010



#### **USB Frame Count Register (USB\_FRAME\_CNT)**

Register	Address	R/W	Description	Default Value
USB_FRAME_CNT	0xB000_601C	R	USB Frame Count Register	0x0000_0000

					11111 6					
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
Rese	erved			FRAM	CNT					
7	6	5	4	3	2	1	0			
FRAME_CNT					MFRAME_CNT					

Bits	Descriptions					
[13:3]	FRAME_CNT	FRAME COUNTER. This field contains the frame count from the most recent start-of-frame packet.				
[2:0]	MFRAME_CNT	MICRO FRAME COUNTER. This field contains the micro-frame number for the frame number in the frame counter field.				

250

Publication Release Date: Jun. 18, 2010



# **USB Address Register (USB\_ADDR)**

Register	Address	R/W	Description	Default Value
USB_ADDR	0xB000_6020	R/W	USB Address Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	ADDR						

Bits	Descriptions					
[6:0]	ADDR	This field contains the current USB address of the device. This field is cleared when a root port reset is detected.				

Publication Release Date: Jun. 18, 2010



#### Control-ep Data Buffer (CEP\_DATA\_BUF)

Register	Address	R/W	Description	Default Value
CEP_DATA_BUF	0xB000_6028	RW	Control-ep Data Buffer	0x0000_0000

					LUMP TO THE		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DATA_BUF							
7	6	5	4	3	2	1	0
	•		DATA	\_BUF	•		W 100
/	6	5	UAT <i>A</i>	A_BUF	2		0

Bits	Descriptions				
[15:0]	DATA_BUF	Control-ep Data Buffer. Bits [15:8] of this register provide the high order byte and bits [7:0] of this register provide the lower order byte for the buffer transaction (read or write).			

252

Publication Release Date: Jun. 18, 2010



# Control-ep Control and Status (CEP\_CTRL\_STAT)

Register	Address	R/W	Description	Default Value
CEP_CTRL_STAT	0xB000_602C	RW	Control-ep Control and Status	0x0000_0000

					1/33		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Res	erved		( O. C.	0)-
15	14	13	12	11	10	9	8
Reserved						4	
7	6	5	4	3	2	1	0
Reserved				FLUSH	ZEROLEN	STLALL	NAK_CLEAR

Bits	Descriptions					
[3]	FLUSH	CEP-FLUSH Bit.  Writing 1 to this bit cause the packet buffer and its corresponding CEP_AVL_CNT register to be cleared. This bit is self-cleaning.				
[2]	ZEROLEN	<b>ZEROLEN Bit</b> .  This bit is valid for auto validation mode only. When this bit is set, DEVICE CONTROLLER can send a zero length packet to the host during Data stage to an IN token. This bit gets cleared once the zero length data packet is sent. So, the local CPU need not write again to clear this bit.				
[1]	STLALL	STALL.  This bit is a read/write bit. When this stall bit is set, the control endpoint sends a stall handshake in response to any in or out token thereafter. This is typically used for response to invalid/unsupported requests. When this bit is being set the NAK clear bit has to be cleared at the same time since the NAK clear bit has highest priority than STALL. It is automatically cleared on receipt of a next setup-token. So, the local CPU need not write again to clear this bit.  NOTE: ONLY when CPU write data [1:0] is 2'b10 or 2'b00, this bit can be updated.				

Publication Release Date: Jun. 18, 2010

[0]	NAK_CLEA R	NAK_CLEAR. This is a read/write bit. This bit plays a crucial role in any control transfer. It bit is set to one by the DEVICE CONTROLLER, whenever a setup token is received. The local CPU can take its own time to finish off any house-keeping work based on the request and then clear this bit. Unless the bit is being cleared by the local CPU by writing zero, the DEVICE CONTROLLER will be responding with NAKs for the subsequent status phase. This mechanism holds the host from moving to the next request, until the local CPU is also ready to process the next request.  NOTE: ONLY when CPU write data [1:0] is 2'b10 or 2'b00, this bit can be updated.
-----	---------------	---

Publication Release Date: Jun. 18, 2010



# Control Endpoint Interrupt Enable (CEP\_IRQ\_ENABLE)

Register	Address	R/W	Description	Default Value
CEP_IRQ_ENABLE	0xB000_6030	R/W	Control Endpoint Interrupt Enable	0x0000_0000

					11112 61	332	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Reserved				
15	14	13	12	11	10	9	8
Reserved		EMPTY_IE	FULL_IE	STACOM_IE	ERR_IE	STALL_IE	
7	6	5	4	3	2	1	0
NAK_IE	DATA_RxED_IE	DATA_TxED_IE	PING_IE	IN_TK_IE	OUT_TK_IE	SETUP_PK_IE	SETUP_TK_IE

Bits	Descriptions	
[12]	EMPTY_IE	Buffer Empty Interrupt. This bit enables the buffer empty interrupt.
[11]	FULL_IE	Buffer Full Interrupt. This bit enables the buffer full interrupt.
[10]	STACOM_IE	Status Completion Interrupt. This bit enables the Status Completion interrupt.
[9]	ERR_IE	USB Error Interrupt. This bit enables the USB Error interrupt.
[8]	STALL_IE	STALL Sent Interrupt. This bit enables the STALL sent interrupt
[7]	NAK_IE	NAK Sent Interrupt. This bit enables the NAK sent interrupt.
[6]	DATA_RxED_I E	Data Packet Received Interrupt. This bit enables the data received interrupt.
[5]	DATA_TxED_IE	Data Packet Transmitted Interrupt. This bit enables the data packet transmitted interrupt.
[4]	PING_IE	Ping Token Interrupt. This bit enables the ping token interrupt.

Publication Release Date: Jun. 18, 2010



[3]	IN_TK_IE	In Token Interrupt. This bit enables the in token interrupt
[2]	OUT_TK_IE	Out Token Interrupt. This bit enables the out token interrupt.
[1]	SETUP_PK_IE	Setup Packet Interrupt. This bit enables the setup packet interrupt.
[0]	SETUP_TK_IE	Setup Token Interrupt Enable. This bit enables the setup token interrupt.

256

Publication Release Date: Jun. 18, 2010



# Control-Endpoint Interrupt Status (CEP\_IRQ\_STAT)

Register	Address	R/W	Description	Default Value
CEP_IRQ_STAT	0xB000_6034	R/W	Control-ep Interrupt Status	0x0000_1000

31	30	29	28	27	26	25	24
Reserved						20	
23	22	21	20	19	18	17	16
			Rese	erved	100	0) (5)	
15	14	13	12	11	10	9	8
Reserved		EMPTY_IS	FULL_IS	STACOM_IS	ERR_IS	STALL_IS	
7	6	5	4	3	2	1	0
NAK_IS	DATA_RxED_IS	DATA_TxED_IS	PING_IS	IN_TK_IS	OUT_TK_IS	SETUP_PK_I	SETUP_TK_IS

Bits	Descriptions	
[12]	EMPTY_IS	Buffer Empty Interrupt. (Read Only) This bit is set when the control-ednpt buffer is empty.
[11]	FULL_IS	Buffer Full Interrupt. (Write "1" Clear) This bit is set when the control-endpt buffer is full.
[10]	STACOM_IS	Status Completion Interrupt. (Write "1" Clear) This bit is set when the status stage of a USB transaction has completed successfully.
[9]	ERR_IS	USB Error Interrupt. (Write "1" Clear) This bit is set when an error had occurred during the transaction.
[8]	STALL_IS	STALL Sent Interrupt. (Write "1" Clear) This bit is set when a stall-token is sent in response to an in/out token
[7]	NAK_IS	NAK Sent Interrupt. (Write "1" Clear) This bit is set when a nak-token is sent in response to an in/out token
[6]	DATA_RxED_IS	Data Packet Received Interrupt. (Write "1" Clear) This bit is set when a data packet is successfully received from the host for an out-token and an ack is sent to the host.
[5]	DATA_TxED_IS	Data Packet Transmitted Interrupt. (Write "1" Clear) This bit is set when a data packet is successfully transmitted to the host in response to an in-token and an ack-token is received for the same.

Publication Release Date: Jun. 18, 2010



[4]	PING_IS	<b>Ping Token Interrupt</b> . (Write "1" Clear) This bit is set when the controlendpt receives a ping token from the host.
[3]	IN_TK_IS	In Token Interrupt. (Write "1" Clear) This bit is set when the controlendpt receives an in token from the host.
[2]	OUT_TK_IS	Out Token Interrupt. (Write "1" Clear) This bit is set when the control-endpoint receives an out token from the host.
[1]	SETUP_PK_IS	Setup Packet Interrupt. (Write "1" Clear) This bit is set when a setup packet has been received from the host. This bit must be cleared (by writing a 1) before the next setup packet can be received. If the bit is not cleared, then the successive setup packets will be overwritten in the setup packet buffer.
[0]	SETUP_TK_IS	Setup Token Interrupt. (Write "1" Clear) This bit indicates when a setup token is received. Writing a 1 clears this status bit

Publication Release Date: Jun. 18, 2010



# In-transfer data count (IN\_TRF\_CNT)

Register	Address	R/W	Description	Default Value
IN_TRF_CNT	0xB000_6038	R/W	In-transfer data count	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved		400	-22	
7	6	5	4	3	2	1	0	
	IN_TRF_CNT							

Bits	Descriptions	
[7:0]	IN_TRF_CNT	In-transfer data count. There is no mode selection for the control endpoint (but it operates like manual mode). The local-CPU has to fill the control-endpoint buffer with the data to be sent for an in-token and to write the count of bytes in this register. When zero is written into this field, a zero length packet is sent to the host. When the count written in the register is more than the MPS, the data sent will be of only MPS.

Publication Release Date: Jun. 18, 2010



# Out-transfer data count (OUT\_TRF\_CNT)

Register	Address	R/W	Description	Default Value
OUT_TRF_CNT	0xB000_603C	R	Out-transfer data count	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			OUT_TI	RF_CNT		400	222	
7	6	5	4	3	2	1	0	
	OUT_TRF_CNT							

Bits	Descriptions			
[15:0]	OUT_TRF_CNT	Out-Transfer Data Count. The DEVICE CONTROLLER maintains the count of the data received in case of an out transfer, during the control transfer.		

# Control- Endpoint data count (CEP\_CNT)

Register	Address	R/W	Description	Default Value
CEP_CNT	0xB000_6040	R	Control-ep data count	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
70 733	Reserved							
15	14	13	12	11	10	9	8	
TOP .	CEP_CNT							
7	6	5	4	3	2	1	0	
0	CEP_CNT							

Bits	Descriptions	
[15:0]	CEP_CNT	Control-ep Data Count. The DEVICE CONTROLLER maintains the count of the data of control-ep.

Publication Release Date: Jun. 18, 2010



# Setup1 & Setup0 bytes (SETUP1\_0)

Register	Address	R/W	Description	Default Value
SETUP1_0	0xB000_6044	R	Setup1 & Setup0 bytes	0x0000_0000

					LULY THE		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
			SET	UP1		400	-//
7	6	5	4	3	2	1	0
SETUP0							

Bits	Descriptions					
		Setup Byte 1[15:8]. This register provides byte 1 of the last setup packet received. Fo a Standard Device Request, the following bRequest Code information is returned.				
		Code	Descriptions			
		0x00	Get Status			
		0x01	Clear Feature			
		0x02	Reserved			
		0x03	Set Feature			
[15:8]	SETUP1	0x04	Reserved			
N		0x05	Set Address			
-		0x06	Get Descriptor			
11116		0x07	Set Descriptor			
		0x08	Get Configuration			
(5/2.18)	Z	0x09	Set Configuration			
1/1/1	365	0x0A	Get Interface			
N(0)	15/20	0x0B	Set Interface			
9	200	0x0C	Synch Frame			
	95 90					

Publication Release Date: Jun. 18, 2010



		This reg a Stan		byte 0 of the last setup packet received. For Request, the following bmRequestType d.				
		Bits	Descriptions					
		[7]	Direction	0 = host to device; 1 = device to host				
[7:0] <b>SETUPO</b>	[6:5]	Туре	0 = Standard, 1 = Class, 2 = Vendor, 3 = Reserved					
	[4:0]	Recipient	0 = Device, 1 = Interface, 2 = Endpoint, 3 = Other, 4-31 Reserved					

262

Publication Release Date: Jun. 18, 2010



# Setup3 & Setup2 bytes (SETUP3\_2)

Register	Address	R/W	Description	Default Value
SETUP3_2	0xB000_6048	R	Setup3 & Setup2 bytes	0x0000_0000

					LUMN TO				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			SET	UP3		400	-//		
7	6	5	4	3	2	1	0		
	SETUP2								

Bits	Descriptions	
[15:8]	SETUP3	Setup Byte 3 [15:8]. This register provides byte 3 of the last setup packet received. For a Standard Device Request, the most significant byte of the wValue field is returned.
[7:0]	SETUP2	Setup Byte 2 [7:0]. This register provides byte 2 of the last setup packet received. For a Standard Device Request, the least significant byte of the wValue field is returned.

Publication Release Date: Jun. 18, 2010



# Setup5 & Setup4 bytes (SETUP5\_4)

Register	Address	R/W	Description	Default Value
SETUP5_4	0xB000_604C	R	Setup5 & Setup4 bytes	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			SET	UP5		400	-//		
7	6	5	4	3	2	1	0		
	SETUP4								

Bits	Descriptions	
[15:8]	SETUP5	Setup Byte 5[15:8]. This register provides byte 5 of the last setup packet received. For a Standard Device Request, the most significant byte of the wIndex field is returned.
[7:0]	SETUP4	Setup Byte 4[7:0]. This register provides byte 4 of the last setup packet received. For a Standard Device Request, the least significant byte of the wIndex is returned.

Publication Release Date: Jun. 18, 2010



# Setup7 & Setup6 bytes (SETUP7\_6)

Register	Address	R/W	Description	Default Value
SETUP7_6	0xB000_6050	R	Setup7 & Setup6 bytes	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			SET	UP7		400	222		
7	6	5	4	3	2	1	0		
	SETUP6								

Bits	Descriptions	
[15:8]	SETUP7	Setup Byte 7[15:8]. This register provides byte 7 of the last setup packet received. For a Standard Device Request, the most significant byte of the wLength field is returned.
[7:0]	SETUP6	Setup Byte 6[7:0]. This register provides byte 6 of the last setup packet received. For a Standard Device Request, the least significant byte of the wLength field is returned.

Publication Release Date: Jun. 18, 2010



# Control Endpoint RAM Start Address Register (CEP\_START\_ADDR)

Register	Address	R/W	Description	Default Value
CEP_START_ADDR	0xB000_6054	R/W	Control EP RAM Start Address Register	0x0000_0000

31 30	29	20							
		28	27	26	25	24			
Reserved									
23 22	21	20	19	18	17	16			
Reserved									
15 14	13	12	11	10	9	8			
	Reserved			CEP	CEP_START_ADDR				
7 6	5	4	3	2	1	0			
	CEP_START_ADDR								

Bits	Descriptions					
[10:0]	CEP_START_ADDR	This is the start-address of the RAM space allocated for the control-endpoint				

266

Publication Release Date: Jun. 18, 2010



# Control Endpoint RAM End Address Register (CEP\_END\_ADDR)

Register	Address	R/W	Description	Default Value
CEP_END_ADDR	0xB000_6058	R/W	Control EP RAM End Address Register	0x0000_0000

31     30     29     28     27     26     25       Reserved       23     22     21     20     19     18     17       Reserved			- March	10.0						
23 22 21 20 19 18 17	24	25	26	27	28	29	30	31		
	Reserved									
Peserved	16	17	18	19	20	21	22	23		
Reserved	Reserved									
15 14 13 12 11 10 9	8	9	10	11	12	13	14	15		
Reserved CEP_END_ADDR	X.	P_END_ADDF	CEI			Reserved				
7 6 5 4 3 2 1	0	1	2	3	4	5	6	7		
CEP_END_ADDR		AUD.		_ADDR	CEP_END					

Bits	Descriptions	
[10:0]	CEP_END_ADDR	This is the end-address of the RAM space allocated for the control-endpoint

Publication Release Date: Jun. 18, 2010



#### DMA Control Status Register (DMA\_CTRL\_STS)

Register	Address	R/W	Description	Default Value
DMA_CTRL_STS	0xB000_605C	R/W	DMA Control Status Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
RST_DMA	SCAT_GA_EN	DMA_EN	DMA_RD	DMA_ADDR						

Bits	Descriptions	
[7]	RST_DMA	Reset DMA state machine.
[6]	SCAT_GA_EN	Scatter gather function enable
[5]	DMA_EN	DMA Enable Bit
[4]	DMA_RD	<b>DMA Operation Bit</b> . If `1', the operation is a DMA read and if `0' the operation is a DMA write.
[3:0]	DMA_ADDR	DMA ep_addr Bits

When enable scatter gather DMA function, SCAT\_GA\_EN needs to be set high and DMA\_CNT set to 8 bytes. Then DMA will enable to fetch the descriptor which describes the real memory address and length. The descriptor will be a

8-byte format, like the following:

[31]							
N. Y. W.	MEM_ADDR[31:0]						
EOT							

268

**MEM\_ADDR**: It specifies the memory address (AHB address).

EOT: end of transfer. When this bit sets to high, it means this is the last descriptor.

RD: "1" means read from memory into buffer. "0" means read from buffer into memory.

Publication Release Date: Jun. 18, 2010



# **DMA Count Register (DMA\_CNT)**

Register	Address	R/W	Description	Default Value
DMA_CNT	0xB000_6060	R/W	DMA Count Register	0x0000_0000

				1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1				
31	30	29	28	27	26	25	24	
		90 40	>					
23	22	21	20	19	18	17	16	
	Re	eserved		DMA_CNT				
15	14	13	12	11	10	9	8	
DMA_CNT								
7	6	5	4	3	2	1	0	
DMA_CNT								

Bits	Descriptions	
[19:0]	DMA_CNT	The transfer count of the DMA operation to be performed is written to this register.

Publication Release Date: Jun. 18, 2010



# Endpoint A~F Data Register (EPA\_DATA\_BUF~ EPF\_DATA\_BUF)

Register	Address	R/W	Description	Default Value
EPA_DATA_BUF	0xB000_6064	R/W	Endpoint A Data Register	0x0000_0000
EPB_DATA_BUF	0xB000_608C	R/W	Endpoint B Data Register	0x0000_0000
EPC_DATA_BUF	0xB000_60B4	R/W	Endpoint C Data Register	0x0000_0000
EPD_DATA_BU F	0xB000_60DC	R/W	Endpoint D Data Register	0x0000_0000
EPE_DATA_BUF	0xB000_6104	R/W	Endpoint E Data Register	0x0000_0000
EPF_DATA_BUF	0xB000_612C	R/W	Endpoint F Data Register	0x0000_0000

						1.1.2			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	EP_DATA_BUF								
7	6	5	4	3	2	1	0		
	EP_DATA_BUF								

Bits	Descriptions	
[15:0]	EP_DATA_BUF	Endpoint A~F Data Register.  Bits [15:8] of this register provide the high order byte and bits [7:0] of this register provide the lower order byte for the buffer transaction (read or write).

Publication Release Date: Jun. 18, 2010



# Endpoint A~F Interrupt Status Register (EPA\_IRQ\_STAT~ EPF\_IRQ\_STAT)

Register Address		R/W	Description	Default Value
EPA_IRQ_STAT	0xB000_6068	R/W	Endpoint A Interrupt Status Register	0x0000_0002
EPB_IRQ_STAT	0xB000_6090	R/W	Endpoint B Interrupt Status Register	0x0000_0002
EPC_IRQ_STAT	0xB000_60B8	R/W	Endpoint C Interrupt Status Register	0x0000_0002
EPD_IRQ_STAT	0xB000_60E0	R/W	Endpoint D Interrupt Status Register	0x0000_0002
EPE_IRQ_STAT	0xB000_6104	R/W	Endpoint E Interrupt Status Register	0x0000_0002
EPF_IRQ_STAT	0xB000_6130	R/W	Endpoint F Interrupt Status Register	0x0000_0002

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
Reserved			O_SHORT_PKT_ IS	ERR_IS	NYET_IS	STALL_IS	NAK_IS				
7	6	5	4	3	2	1	0				
PING_IS	IN_TK_IS	OUT_TK_IS	DATA_RxED_IS	DATA_TxED_IS	SHORT_PKT_IS	EMPTY_IS	FULL_IS				

Bits	Descriptions	Descriptions						
[12]	O_SHORT_PKT_I S							
[11]	ERR_IS	<b>ERR Sent</b> . (Writing a `1' clears this bit.) This bit is set when there occurs any error in the transaction.						
[10]	NYET_IS	<b>NYET Sent</b> . (Writing a '1' clears this bit.) This bit is set when the space available in the RAM is not sufficient to accommodate the next on coming data packet.						
[9]	STALL_IS	USB STALL Sent. (Writing a '1' clears this bit.) The last USB packet could not be accepted or provided because the endpoint was stalled, and was acknowledged with a STALL.						
[8]	NAK_IS	USB NAK Sent. (Writing a `1' clears this bit.) The last USB IN packet could not be provided, and was acknowledged with a NAK.						

Publication Release Date: Jun. 18, 2010



		AND A SECOND SEC
[7]	PING_IS	<b>PING Token Interrupt</b> . (Writing a '1' clears this bit.) This bit is set when a Data IN token has been received from the host.
[6]	IN_TK_IS	Data IN Token Interrupt. (Writing a '1' clears this bit.) This bit is set when a Data IN token has been received from the host.
[5]	OUT_TK_IS	Data OUT Token Interrupt. (Writing a '1' clears this bit.) This bit is set when a Data OUT token has been received from the host. This bit also set by PING tokens (in high-speed only).
[4]	DATA_RxED_IS	Data Packet Received Interrupt. (Writing a '1' clears this bit.) This bit is set when a data packet is received from the host by the endpoint.
[3]	DATA_TxED_IS	Data Packet Transmitted Interrupt. (Writing a '1' clears this bit.) This bit is set when a data packet is transmitted from the endpoint to the host.
[2]	SHORT_PKT_IS	Short Packet Transferred Interrupt. (Writing a '1' clears this bit.) This bit is set when the length of the last packet was less than the Maximum Packet Size (EP_MPS).
[1]	EMPTY_IS	Buffer Empty. (READ ONLY) For an IN endpoint, a buffer is available to the local side for writing up to FIFO full of bytes. This bit is set when the endpoint buffer is empty. For an OUT endpoint, the currently selected buffer has a count of 0, or no buffer is available on the local side (nothing to read).
[0]	FULL_IS	Buffer Full. (READ ONLY) This bit is set when the endpoint packet buffer is full. For an IN endpoint, the currently selected buffer is full, or no buffer is available to the local side for writing (no space to write). For an OUT endpoint, there is a buffer available on the local side, and there are FIFO full of bytes available to be read (entire packet is available for reading).

Publication Release Date: Jun. 18, 2010



# Endpoint A~F Interrupt Enable Register (EPA\_IRQ\_ENB~ EPF\_IRQ\_ENB)

Register	Address	R/W	Description	Default Value
EPA_IRQ_ENB	0xB000_606C	R/W	Endpoint A Interrupt Enable Register	0x0000_0000
EPB_IRQ_ENB	0xB000_6094	R/W	Endpoint B Interrupt Enable Register	0x0000_0000
EPC_IRQ_ENB	0xB000_60BC	R/W	Endpoint C Interrupt Enable Register	0x0000_0000
EPD_IRQ_ENB	0xB000_60E4	R/W	Endpoint D Interrupt Enable Register	0x0000_0000
EPE_IRQ_ENB	0xB000_610C	R/W	Endpoint E Interrupt Enable Register	0x0000_0000
EPF_IRQ_ENB	0xB000_6134	R/W	Endpoint F Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved		O_SHORT_PKT_IE	ERR_IE	NYET_IE	STALL_IE	NAK_IE	
7	6	5	4	3	2	1	0	
PING_IE	IN_TK_IE	OUT_TK_IE	DATA_RxED_IE	DATA_TxED_IE	SHORT_PKT_IE	EMPTY_IE	FULL_IE	

Bits	Descriptions	
[12]	O_SHORT_PKT_I E	Bulk Out Short Packet Interrupt Enable When set, this bit enables a local interrupt to be set whenever bulk- out short packet occurs on the bus for this endpoint.
[11]	ERR_IE	ERR interrupt Enable. When set, this bit enables a local interrupt to be set whenever ERR condition occurs on the bus for this endpoint.
[10]	NYET_IE	NYET Interrupt Enable. When set, this bit enables a local interrupt to be set whenever NYET condition occurs on the bus for this endpoint.
[9]	STALL_IE	USB STALL Sent Interrupt Enable. When set, this bit enables a local interrupt to be set when a stall token is sent to the host.
[8]	NAK_IE	USB NAK Sent Interrupt Enable. When set, this bit enables a local interrupt to be set when a nak token is sent to the host.

Publication Release Date: Jun. 18, 2010



[7]	PING_IE	PING Token Interrupt Enable. When set, this bit enables a local interrupt to be set when a ping token has been received from the host.				
[6]	IN_TK_IE	Data IN Token Interrupt Enable. When set, this bit enables a local interrupt to be set when a Data IN token has been received from the host.				
[5]	OUT_TK_IE	Data OUT Token Interrupt Enable. When set, this bit enables a local interrupt to be set when a Data OUT token has been received from the host.				
[4]	DATA_RxED_IE	Data Packet Received Interrupt Enable. When set, this bit enables a local interrupt to be set when a data packet has been transmitted to the host.				
[3]	DATA_TxED_IE	Data Packet Transmitted Interrupt Enable. When set, this bit enables a local interrupt to be set when a data packet has been received from the host.				
[2]	SHORT_PKT_IE	Short Packet Transferred Interrupt Enable. When set, this bit enables a local interrupt to be set when a short data packet has been transferred to/from the host.				
[1]	EMPTY_IE	Buffer Empty Interrupt. When set, this bit enables a local interrupt to be set when a buffer empty condition is detected on the bus.				
[0]	FULL_IE	Buffer Full Interrupt. When set, this bit enables a local interrupt to be set when a buffer full condition is detected on the bus.				

Publication Release Date: Jun. 18, 2010



# Endpoint A~F Data Available count register (EPA\_DATA\_CNT~ EPF\_DATA\_CNT)

Register	Address	R/W	Description	Default Value
EPA_DATA_CNT	0xB000_6070	R	Endpoint A Data Available count register	0x0000_0000
EPB_DATA_CNT	0xB000_6098	R	Endpoint B Data Available count register	0x0000_0000
EPC_DATA_CNT	0xB000_60C0	R	Endpoint C Data Available count register	0x0000_0000
EPD_DATA_CNT	0xB000_60E8	R	Endpoint D Data Available count register	0x0000_0000
EPE_DATA_CNT	0xB000_6110	R	Endpoint E Data Available count register	0x0000_0000
EPF_DATA_CNT	0xB000_6133	R	Endpoint F Data Available count register	0x0000_0000

						100					
31	30	29	28	27	26	25	24				
Reserved		DMA_LOOP									
23	22	21	20	19	18	17	16				
			DMA_	LOOP							
15	14	13	12	11	10	9	8				
	DATA_CNT										
7	6	5	4	3	2	1	0				
	DATA_CNT										

	Bits	Descriptions				
	[30:16]	DMA_LOOP	This register is the remaining DMA loop to complete. Each loop means 32-byte transfer.			
5	[15:0]	DATA_CNT	For an OUT / IN endpoint, this register returns the number of valid bytes in the endpoint packet buffer.			

Publication Release Date: Jun. 18, 2010



# Endpoint A~F Response Set/Clear Register (EPA\_RSP\_SC~ EPF\_RSP\_SC)

Register	Address	R/W	Description	Default Value
EPA_RSP_SC	0xB000_6074	R/W	Endpoint A Response Set/Clear Register	0x0000_0000
EPB_RSP_SC	0xB000_609C	R/W	Endpoint B Response Set/Clear Register	0x0000_0000
EPC_RSP_SC	0xB000_60C4	R/W	Endpoint C Response Set/Clear Register	0x0000_0000
EPD_RSP_SC	0xB000_60EC	R/W	Endpoint D Response Set/Clear Register	0x0000_0000
EPE_RSP_SC	0xB000_6114	R/W	Endpoint E Response Set/Clear Register	0x0000_0000
EPF_RSP_SC	0xB000_613C	R/W	Endpoint F Response Set/Clear Register	0x0000_0000

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
DIS_BUF	PK_END	ZEROLEN	HALT	TOGGLE	МО	MODE					
15 7	14	13	20 Rese 12 Rese	19 rved 11 rved 3	10	1					

Bits	Descriptions				
[7]	DIS_BUF	Disable Buffer This bit is used to disable buffer (set buffer size to 1) when received a bulk-out short packet.			
[6]	PK_END	Packet End. This bit is applicable only in case of Auto-Validate Method. This bit is set to validate any remaining data in the buffer which is not equal to the MPS of the endpoint, and happens to be the last transfer.			
[5]	ZEROLEN	Zerolen In. This bit is used to send a zero-length packet n response to an intoken. When this bit is set, a zero packet is sent to the host on reception of an in-token.			
[4]	HALT	Endpoint Halt. This bit is used to send a stall handshake as response to the token from the host. When an Endpoint Set Feature (ep_halt) is detected by the local CPU, it must write a '1' to this bit.			

Publication Release Date: Jun. 18, 2010



			N - 20 N			
[3]	TOGGLE	bit returns the curren The local CPU may u incase of reception of (ep_halt) request from	ear the endpoint data toggle bit. Reading this it state of the endpoint data toggle bit. Use this bit, to initialize the end-point's toggle of a Set Interface request or a Clear Feature on the host. Only when toggle bit is "1", this bit is inversed write data bit [3].			
[2:1]	MODE	Mode. These two bits decide the mode of operation of the in-endpoint.  MODE[2:1] Mode Description  2'b00 Auto-Validate Mode  2'b01 Manual-Validate Mode  2'b10 Fly Mode  2'b11 Reserved.  These bits are not valid for an out-endpoint. The auto valimode will be activated when the reserved mode is selected.  (These modes are explained detailed in later sections)				
[0]	BUF_FLUSH	Buffer Flush.  Writing a 1 to this bit causes the packet buffer to be flushed and the corresponding EP_AVAIL register to be cleared. This bit is self-clearing. This bit should always be written after a configuration event.				

Publication Release Date: Jun. 18, 2010



# Endpoint A~F Maximum Packet Size Register (EPA\_MPS~ EPF\_MPS)

Register	Address	R/W	Description	Default Value
EPA_MPS	0xB000_6078	R/W	Endpoint A Maximum Packet Size Register	0x0000_0000
EPB_MPS	0xB000_60A0	R/W	Endpoint B Maximum Packet Size Register	0x0000_0000
EPC_MPS	0xB000_60C8	R/W	Endpoint C Maximum Packet Size Register	0x0000_0000
EPD_MPS	0xB000_60F0	R/W	Endpoint D Maximum Packet Size Register	0x0000_0000
EPE_MPS	0xB000_6118	R/W	Endpoint E Maximum Packet Size Register	0x0000_0000
EPF_MPS	0xB000_6140	R/W	Endpoint F Maximum Packet Size Register	0x0000_0000

						7.01					
31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved EP_MPS										
7	6	5	4	3	2	1	0				
	EP_MPS										

Bits	Descriptions	Descriptions					
[10:0]	EP_MPS	Endpoint Maximum Packet Size. This field determines the Endpoint Maximum Packet Size.					

278

Publication Release Date: Jun. 18, 2010



# **Endpoint A~F Transfer Count Register (EPA\_TRF\_CNT~ EPF\_TRF\_CNT)**

Register	Address	R/W	Description	Default Value
EPA_TRF_CNT	0xB000_607C	R/W	Endpoint A Transfer Count Register	0x0000_0000
EPB_TRF_CNT	0xB000_60A4	R/W	Endpoint B Transfer Count Register	0x0000_0000
EPC_TRF_CNT	0xB000_60CC	R/W	Endpoint C Transfer Count Register	0x0000_0000
EPD_TRF_CNT	0xB000_60F4	R/W	Endpoint D Transfer Count Register	0x0000_0000
EPE_TRF_CNT	0xB000_611C	R/W	Endpoint E Transfer Count Register	0x0000_0000
EPF_TRF_CNT	0xB000_6144	R/W	Endpoint F Transfer Count Register	0x0000_0000

31	30	29	28	27	26	25	24				
		_,		•			UDX W				
Reserved											
23	22	21	20	19	18	17	16				
Reserved											
15	14	13	12	11	10	9	8				
					E	P_TRF_CN	Т				
7	6	5	4	3	2	1	0				
	EP_TRF_CNT										

Bits	Descriptions	
[10:0]	EP_TRF_CNT	For IN endpoints, this field determines the total number of bytes to be sent to the host in case of manual validation method.  For OUT endpoints, this field has no effect

279

Publication Release Date: Jun. 18, 2010



# **Endpoint A~F Configuration Register (EPA\_CFG~ EPF\_CFG)**

Register	Address	R/W	Description	Default Value
EPA_CFG	0xB000_6080	R/W	Endpoint A Configuration Register	0x0000_0012
EPB_CFG	0xB000_60A8	R/W	Endpoint B Configuration Register	0x0000_0022
EPC_CFG	0xB000_60D0	R/W	Endpoint C Configuration Register	0x0000_0032
EPD_CFG	0xB000_60F8	R/W	Endpoint D Configuration Register	0x0000_0042
EPE_CFG	0xB000_6120	R/W	Endpoint E Configuration Register	0x0000_0052
EPF_CFG	0xB000_6148	R/W	Endpoint F Configuration Register	0x0000_0062

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
		Rese	erved			EP_I	MULT		
7	6	5	4	3	2	1	0		
	EP_NUM			EP_DIR	EP_	TYPE	EP_VALID		

Bits	Description	s				
		MULT Field. This field indicates number of transactions to be carried out in or single micro frame.				
FO 03		[9:8]	Description			
[9:8]	[9:8] <b>EP_MULT</b>	0x00	One transaction			
400		0x01	Reserved			
17 4 7	2	0x10	Reserved			
(1)	<b>3</b>	0x11	Invalid			
[7:4]	EP_NUM	•	Endpoint Number. This field selects the number of the endpoint. Valid numbers 1 to 15.			
[3]	EP_DIR	Endpoint Direction.  EP_DIR = 0 - OUT EP (Host OUT to Device) EP_DIR = 1- IN EP (Host IN to Device) Note that a maximum of one OUT and IN endpoint is allowed for each endpoint number.				

Publication Release Date: Jun. 18, 2010



		Endpoint Type. This field selects the type of this endpoint. Endpoint 0 is forced to Control type.				
[2:1] <b>EP_TYPE</b>	[2:1]	Description				
	EP_IYPE	0x00	Reserved			
		0x01	Bulk			
		0x10	Interrupt			
		0x11	Isochronous			
[0]	EP_VALID	Endpoint Valid.  When set, this bit enables this endpoint. This bit has no effect on Endpoint 0, which is always enabled.				

281

Publication Release Date: Jun. 18, 2010



# Endpoint A~F RAM Start Address Register (EPA\_START\_ADDR~ EPF\_START\_ADDR)

Register	Address	R/W	Description	Default Value
EPA_START_ADDR	0xB000_6084	R/W	Endpoint A RAM Start Address Register	0x0000_0000
EPB_START_ADDR	0xB000_60AC	R/W	Endpoint B RAM Start Address Register	0x0000_0000
EPC_START_ADDR	0xB000_60D4	R/W	Endpoint C RAM Start Address Register	0x0000_0000
EPD_START_ADDR	0xB000_60FC	R/W	Endpoint D RAM Start Address Register	0x0000_0000
EPE_START_ADDR	0xB000_6124	R/W	Endpoint E RAM Start Address Register	0x0000_0000
EPF_START_ADDR	0xB000_614C	R/W	Endpoint F RAM Start Address Register	0x0000_0000

						1.1.2		
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	EP_START_ADDR							
7	6	5	4	3	2	1	0	
	EP_START_ADDR							

Bits	Descriptions	
[10:0]	EP_START_ADDR	This is the start-address of the RAM space allocated for the endpoint A~F.

282

Publication Release Date: Jun. 18, 2010



# Endpoint A~F RAM End Address Register (EPA\_END\_ADDR~ EPF\_END\_ADDR)

Register	Address	R/W	Description	Default Value
EPA_END_ADDR	0xB000_6088	R/W	Endpoint A RAM End Address Register	0x0000_0000
EPB_END_ADDR	0xB000_60B0	R/W	Endpoint B RAM End Address Register	0x0000_0000
EPC_END_ADDR	0xB000_60D8	R/W	Endpoint C RAM End Address Register	0x0000_0000
EPD_END_ADDR	0xB000_6100	R/W	Endpoint D RAM End Address Register	0x0000_0000
EPE_END_ADDR	0xB000_6128	R/W	Endpoint E RAM End Address Register	0x0000_0000
EPF_END_ADDR	0xB000_6150	R/W	Endpoint F RAM End Address Register	0x0000_0000

						/.01		
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	EP_END_ADDR							
7	6	5	4	3	2	1	0	
	EP_END_ADDR							

Bits	Descriptions	
[10:0]	EP_END_ADDR	This is the end-address of the RAM space allocated for the endpoint $A{\sim}F.$

283

Publication Release Date: Jun. 18, 2010



# USB DMA Address Register (USB\_DMA\_ADDR)

Register	Address	R/W	Description	Default Value
USB_DMA_ADDR	0xB000_6700	R/W	USB DMA address register	0x0000_0000

31	30	29	28	27	26	25	24		
USB_DMA_ADDR									
23	22	21	20	19	18	17	16		
	USB_DMA_ADDR								
15	14	13	12	11	10	9	8		
	USB_DMA_ADDR								
7	6	5	4	3	2	1	0		
			USB_DMA	_ADDR		1 yes	2		
			•						

Bits	Descriptions	
[31:0]	USB_DMA_ADDR	It specifies the address from which the DMA has to read / write. The address must WORD (32-bit) aligned.

Publication Release Date: Jun. 18, 2010



# **USB PHY Control (USB\_PHY\_CTL)**

Register	Address	R/W	Description	Default Value
USB_PHY_CTL	0xB000_6704	R/W	USB PHY control register	0x0000_0060

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
		Phy_suspend	Reserved					
7	6	5	4	3	2	1	0	
			R	eserved		20%	à	

Bits	Descriptions	
[9]	Phy_suspend	Set this bit low will cause USB PHY suspend.

285

Publication Release Date: Jun. 18, 2010

# 6.10 DMA Controller (DMAC)

The DMA Controller provides a DMA (Direct Memory Access) function for ATAPI and FMI to exchange data between system memory (ex. SDRAM) and shared buffer (one 2048 bytes). Arbitration of DMA request between ATAPI and FMI is done by DMAC's bus master (Priority: ATAPI > FMI). Software just simply fills in the starting address and enables DMAC, and then you can let DMAC to handle the data transfer automatically.

There is one 2048 bytes shared buffer inside DMAC, separate into four 512 bytes ping-pong FIFO. It can provide multi-block transfers using ping-pong mechanism for ATAPI and FMI. Software can access these shared buffers directly when ATAPI and FMI are not in busy.

286

#### Features:

- AMBA AHB master/slave interface compatible, for data transfer and register read/write
- Support single DMA channel
- Support hardware Scatter-Getter function
- One 2048 bytes shared buffer is embedded
- · Automatic arbitration of DMA request for ATAPI and FMI

Publication Release Date: Jun. 18, 2010



# 6.10.1 DMA Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
Shared Buffer	Shared Buffer (DMAC_BA = 0xB000_C000)						
FB_0	0xB000_C000						
 FB_511	 0xB000_C7FC	R/W	Shared Buffer (FIFO)	N/A			
DMAC Registe	DMAC Registers (DMAC_BA = 0xB000_C000)						
DMACCSR	0xB000_C800	R/W	DMAC Control and Status Register	0x0000_0000			
DMACSAR1	0xB000_C804	R/W	DMAC Transfer Starting Address Register 1	0x0000_0000			
DMACSAR2	0xB000_C808	R/W	DMAC Transfer Starting Address Register 2	0x0000_0000			
DMACBCR	0xB000_C80C	R	DMAC Transfer Byte Count Register	0x0000_0000			
DMACIER	0xB000_C810	R/W	DMAC Interrupt Enable Register	0x0000_0001			
DMACISR	0xB000_C814	R/W	DMAC Interrupt Status Register	0x0000_0000			

287

Publication Release Date: Jun. 18, 2010



# 6.10.2 DMAC Registers

# **DMAC Control and Status Register (DMACCSR)**

Register	Offset	R/W	Description	Reset Value
DMACCSR	0xB000_C800	R/W	DMAC Control and Status Register	0x0000_0000

					2////-/	V-11	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
		Rese			FMI_BUSY	ATA_BUSY	
7	6	5	4	3	2	1	0
Reserved				SG_EN2	SG_EN1	SW_RST	DMACEN

Bits	Descriptions					
[9]	FMI_BUSY	FMI DMA Transfer is in progress  This bit indicates if FMI is granted and doing DMA transfer or not.  0 = FMI DMA transfer is not in progress.  1 = FMI DMA transfer is in progress.				
[8]	ATA_BUSY	ATAPI DMA Transfer is in progress  This bit indicates if ATAPI is granted and doing DMA transfer or not.  0 = ATAPI DMA transfer is not in progress.  1 = ATAPI DMA transfer is in progress.				
[3]	SG_EN2	Enable Scatter-Getter Function for FMI  Enable DMA scatter-getter function or not.  0 = Normal operation. DMAC will treat the starting address in DMACSAR2 as starting pointer of a single block memory.  1 = Enable scatter-getter operation. DMAC will treat the starting address in DMACSAR2 as a starting address of Physical Address Descriptor (PAD) table. The format of these PADs will be described later.				
		Publication Release Date: Jun. 18, 2010 288 Revision: A3				



		Enable Scatter-Getter Function for ATAPI					
	SG_EN1	Enable DMA scatter-getter function or not.					
[2]		0 = Normal operation. DMAC will treat the starting address in DMACSAR1 as starting pointer of a single block memory.					
		1 = Enable scatter-getter operation. DMAC will treat the starting address in DMACSAR1 as a starting address of Physical Address Descriptor (PAD) table. The format of these PADs will be described later.					
		Software Engine Reset					
	SW_RST	0 = Writing 0 to this bit has no effect.					
[1]		1 = Writing 1 to this bit will reset the internal state machine and pointers. The contents of control register will not be cleared. This bit will auto clear after few clock cycles.					
		DMAC Engine Enable					
[0]	DMACEN	Setting this bit to 1 enables DMAC's operation. If this bit is cleared, DMAC will ignore all DMA request from ATAPI or FMI and force Bus Master into IDLE state.					
[0]		0 = Disable DMAC.					
		1 = Enable DMAC.					
		NOTE: If target abort is occurred, DMACEN will be cleared.					

Publication Release Date: Jun. 18, 2010



#### **DMAC Transfer Starting Address Register 1 (DMACSAR1)**

Register	Offset	R/W	Description	Reset Value
DMACSAR1	0xB000_C804	R/W	DMAC Transfer Starting Address Register 1	0x0000_0000

31	30	29	28	27	26	25	24		
DMACSA[31:24]									
23	22	21	20	19	18	17	16		
DMACSA[23:16]									
15	14	13	12	11	10	9	8		
DMACSA[15:8]									
7	6	5	4	3	2	1	0		
	DMACSA[7:0]								

Bits	Descriptions	
		DMA Transfer Starting Address for ATAPI
[31:0]	DMACSA	This field indicates a 32-bit starting address of system memory (SRAM/SDRAM) for DMAC to retrieve or fill in data (for ATAPI engine).
		If DMAC is not in normal mode, this field will be interpreted as a starting address of Physical Address Descriptor (PAD) table.

NOTE: Starting address should be word alignment, for example, 0x0000 0000, 0x0000 0004...

The format of PAD table must like below. Note that the total sector count of all PADs must be equal to or greater than the sector count filled in ATAPI engine. EOT should be set to 1 in the last descriptor.

290


byte 3 byte 2 byte 1 byte 0

Physical Base Address (Word Aligned)

Reserved Sector Count

Physical Base Address: 32-bit, word aligned Sector Count: 1 sector = 512 bytes, 0 means 65536 sectors (bit 15~0)

EOT: End of PAD Table (bit 31)



Publication Release Date: Jun. 18, 2010



#### **DMAC Transfer Starting Address Register 2 (DMACSAR2)**

Register	Offset	R/W	Description	Reset Value	
DMACSAR2	0xB000_C808	R/W	DMAC Transfer Starting Address Register 2	0x0000_0000	


					13.11-0.00-0.00-0.00-0.00-0.00-0.00-0.00					
31	30	29	28	27	26	25	24			
DMACSA[31:24]										
23	22	21	20	19	18	17	16			
	DMACSA[23:16]									
15	14	13	12	11	10	9	8			
DMACSA[15:8]										
7	6	5	4	3	2	1	0			
	DMACSA[7:0]									
li e e e e e e e e e e e e e e e e e e e										

Bits	Descriptions	
[31:0]	DMACSA	DMA Transfer Starting Address for FMI
		This field indicates a 32-bit starting address of system memory (SRAM/SDRAM) for DMAC to retrieve or fill in data (for FMI engine).
		If DMAC is not in normal mode, this field will be interpreted as a starting address of Physical Address Descriptor (PAD) table.

NOTE: Starting address should be word alignment, for example, 0x0000 0000, 0x0000 0004...


The format of PAD table must like below. Note that the total sector count of all PADs must be equal to or greater than the sector count filled in FMI engine. EOT should be set to 1 in the last descriptor.

291



Physical Base Address: 32-bit, word aligned Sector Count: 1 sector = 512 bytes, 0 means 65536 sectors (bit 15~0)

EOT: End of PAD Table (bit 31)



Publication Release Date: Jun. 18, 2010



#### **DMAC Transfer Byte Count Register (DMACBCR)**

Register	Offset	R/W	Description	Reset Value
DMACBCR	0xB000_C80C	R	DMAC Transfer Byte Count Register	0x0000_0000

				77.10	A TOTAL A STATE OF THE STATE OF			
31	30	29	28	27	26	25	24	
	BCNT[	[25:24]						
23	22	21	20	19	18	17	16	
BCNT[23:16]								
15	14	13	12	11	10	9	8	
			BCNT	[15:8]		70 6	1	
7	6	5	4	3	2	1	0	
BCNT[7:0]						9.0	4	

Bits	Descriptions	
[31:26]	Reserved	Reserved
[25:0]	BCNT	DMA Transfer Byte Count (Read Only)  This field indicates the remained byte count of DMAC transfer. The value of this field is valid only when ATAPI or FMI is busy; otherwise, it is zero.

Publication Release Date: Jun. 18, 2010



### **DMAC Interrupt Enable Register (DMACIER)**

Register	Offset R/W		Description	Reset Value
DMACIER	0xB000_C810	R/W	DMAC Interrupt Enable Register	0x0000_0001

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Res	served		C (C)			
7	6	5	4	3	2	1	0		
		WEOT_IE	TABORT_IE						

Bits	Descriptions	
		Wrong EOT Encountered Interrupt Enable
[1]	WEOT_IE	0 = Disable interrupt generation when wrong EOT is encountered.
		1=Enable interrupt generation when wrong EOT is encountered.
		DMA Read/Write Target Abort Interrupt Enable
[0]	TABORT_IE	0 = Disable target abort interrupt generation during DMA transfer.
2 3	_	1 = Enable target abort interrupt generation during DMA transfer.

Publication Release Date: Jun. 18, 2010



#### **DMAC Interrupt Status Register (DMACISR)**

Register	Offset	R/W	Description	Reset Value
DMACISR	0xB000_C814	R/W	DMAC Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Res	served		~ C	7		
7	6	5	4	3	2	1	0		
	Reserved						TABORT_IF		

Bits	Descriptions	
[31:1]	Reserved	Reserved
[1]	WEOT_IF	Wrong EOT Encountered Interrupt Flag  When DMA Scatter-Getter function is enabled, and EOT of the descriptor is encountered before DMA transfer finished (that means the total sector count of all PAD is less than the sector count of ATAPI or FMI), this bit will be set.  0 = No EOT encountered before DMA transfer finished.  1 = EOT encountered before DMA transfer finished.  NOTE: This bit is read only, but can be cleared by writing '1' to it.
[0]	TABORT_IF	DMA Read/Write Target Abort Interrupt Flag  0 = No bus ERROR response received.  1 = Bus ERROR response received.  NOTE: This bit is read only, but can be cleared by writing '1' to it.

**NOTE**: When DMAC's bus master received ERROR response, it means that target abort is happened. DMAC will stop transfer and respond this event to software, ATAPI and FMI; then go to IDLE state. When target abort occurred or WEOT\_IF is set, suggest software reset DMAC and IP, and then transfer those data again.

Publication Release Date: Jun. 18, 2010

## 6.11 Flash Memory Interface Controller (FMI)

The Flash Memory Interface (FMI) supports Secure Digital (SD, SDIO & MMC) and Memory Stick (Memory stick PRO). FMI is cooperated with DMAC to provide a fast data transfer between system memory and cards. There is one single 2048-byte buffer embedded in DMAC for temporary data storage. Due to DMAC only has single channel, that means only one interface can be active at the same time.

#### Features:

- Interface with DMAC for register read/write and data transfer
- 4 interfaces are provided: Secure Digital(2.0)/MMC(4.2) and Memory Stick/Memory Stick PRO
- Using single 2048-byte shared buffer for data exchange between system memory and cards

## 6.11.1 FMI Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Address	R/W	Description	Reset Value	
FMI Global Re	gisters (FMI_BA	= OxB0	000_D000)	4	
FMICSR	0xB000_D000	R/W	Global Control and Status Register	0x0000_0000	
FMIIER	0xB000_D004	R/W	Global Interrupt Control Register	0x0000_0001	
FMIISR	0xB000_D008	R/W	Global Interrupt Status Register	0x0000_0000	
Secure Digital Registers					
SDCSR	0xB000_D020	R/W	SD Control and Status Register	0x0101_0000	
SDARG	0xB000_D024	R/W	SD Command Argument Register	0x0000_0000	
SDIER	0xB000_D028	R/W	SD Interrupt Control Register	0x0000_0000	
SDISR	0xB000_D02C	R/W	SD Interrupt Status Register	0x000X_008C	
SDRSP0	0xB000_D030	R	SD Receiving Response Token Register 0	0x0000_0000	
SDRSP1	0xB000_D034	R	SD Receiving Response Token Register 1	0x0000_0000	
SDBLEN	0xB000_D038	R/W	SD Block Length Register	0x0000_01FF	
Memory Stick	Registers				
MSCSR	0xB000_D060	R/W	Memory Stick Control and Status Register	0x0000_0008	
MSIER	0xB000_D064	R/W	Memory Stick Interrupt Control Register	0x0000_0000	
MSISR	0xB000_D068	R/W	Memory Stick Interrupt Status Register	0x0000_0000	
MSBUF1	0xB000_D06C	R/W	Memory Stick Register Buffer 1	0x0000_0000	
MSBUF2	0xB000_D070	R/W	Memory Stick Register Buffer 2	0x0000_0000	

Publication Release Date: Jun. 18, 2010



# 6.11.2 Register Details

**Global Control and Status Register (FMICSR)** 

Register	Address	R/W	Description	Reset Value
FMICSR	0xB000_D000	R/W	Global Control and Status Register	0x0000_0000

					V/////////////////////////////////////	- 11		
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved		20%	A	
7	6	5	4	3	2	1	0	
	Reserved		Reserved	Reserved	MS_EN	SD_EN	SW_RST	

Bits	Descriptions	
[31:3]	Reserved	Reserved, Set these bits at all zero.
		Memory Stick Functionality Enable
[2]	MS_EN	0 = Disable MS functionality of FMI.
		1 = Enable MS functionality of FMI.
	SD_EN	Secure Digital Functionality Enable
[1]		0 = Disable SD functionality of FMI.
XX.		1 = Enable SD functionality of FMI.
h. A		Software Engine Reset
101	CW DCT	0 = Writing 0 to this bit has no effect.
[0]	SW_RST	1 = Writing 1 to this bit will reset all FMI engines. The contents of control register will not be cleared. This bit will auto clear after few clock cycles.

296

NOTE: Software can enable only one engine at one time, or FMI will work abnormal.

Publication Release Date: Jun. 18, 2010



### **Global Interrupt Control Register (FMIIER)**

Register	Address	R/W	Description	Reset Value
FMIIER	0xB000_D004	R/W	Global Interrupt Control Register	0x0000_0001

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			Rese	rved	· ·	30 0			
7	6	5	4	3	2	1	0		
			Reserved			69	DTA_IE		

Bits	Descriptions	
		DMAC READ/WRITE Target Abort Interrupt Enable
[0]	[0] <b>DTA_IE</b>	0 = Disable DMAC READ/WRITE target abort interrupt generation.
		1 = Enable DMAC READ/WRITE target abort interrupt generation.

297

Publication Release Date: Jun. 18, 2010



#### **Global Interrupt Status Register (FMIISR)**

Register	Address	R/W	Description	Reset Value
FMIISR	0xB000_D008	R/W	Global Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			Rese	erved	0	30 0			
7	6	5	4	3	2	1	0		
	Reserved								

Bits	Descriptions	
[31:1]	Reserved	Reserved
		DMAC READ/WRITE Target Abort Interrupt Flag (Read Only)
[0]		This bit indicates DMAC received an ERROR response from internal AHB bus during DMA read/write operation. When Target Abort is occurred, please reset all engine.
[0]	DTA_IF	0 = No bus ERROR response received.
		1 = Bus ERROR response received.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.

**NOTE**: No matter interrupt enable is turn on or not, the interrupt flag will be set when target condition is occurred.

298

Publication Release Date: Jun. 18, 2010



### SD Control and Status Register (SDCSR)

Register	Address	R/W	Description	Reset Value
SDCSR	0xB000_D020	R/W	SD Control and Status Register	0x0101_0000

				V / /\ 4			
31	30	29	28	27	26	25	24
CLK_KEEP1	SDP	ORT	Reserved	7(0)	SDN	IWR	
23	22	21	20	19	18	17	16
BLK_CNT							
15	14	13	12	11	10	9	8
DBW	SW_RST		CMD_CODE				
7	6	5	4	3	2	1	0
Reserved	CLK8_OE	CLK74_OE	R2_EN	DO_EN	DI_EN	RI_EN	CO_EN
						20)	(3)

Bits	Descriptions	
[31]	CLK_KEEP1	SD Clock Enable for Port 1  0 = Disable SD clock generation.  1 = SD clock always keeps free running.
[30:29]	SDPORT	SD Port Selection  00 = Reserved  10 = Port 1 is selected.  X1 = Reserved
[27:24]	SDNWR	$N_{WR}$ Parameter for Block Write Operation  This value indicates the $N_{WR}$ parameter for data block write operation in clock counts. The actual clock cycle will be SDNWR+1.
[23:16]	BLK_CNT	Block Counts to Be Transferred or Received  This field contains the block counts for data-in and data-out transfer. For READ_MULTIPLE_BLOCK and WRITE_MULTIPLE_BLOCK command, software can use this function to accelerate data transfer and improve performance. Note that only when SDBLEN=0x1FF, this field is valid. Otherwise, block counts will be set to 1 inside SD host engine.  NOTE: Value 0x0 in this field means 256.
[15]	DBW	SD Data Bus Width  0 = Data bus width is 1-bit.  1 = Data bus width is 4-bit.

Publication Release Date: Jun. 18, 2010



[14]	SW_RST	Software Engine Reset  0 = Writing 0 to this bit has no effect.  1 = Writing 1 to this bit will reset the internal state machine and counters. The contents of control register will not be cleared (but RI_EN, DI_EN, DO_EN and R2_EN will be cleared). This bit will be auto
		cleared after few clock cycles.
[13:8]	CMD_CODE	SD Command Code  This register contains the SD command code (0x00 - 0x3F).
[6]	CLK8_OE	Generating 8 Clock Cycles Output Enable  0 = No effect.  1 = Enable, SD host will output 8 clock cycles.  NOTE: When this operation is finished, this bit will be cleared automatically.
[5]	CLK74_OE	Initial 74 Clock Cycles Output Enable  0 = No effect.  1 = Enable, SD host will output 74 clock cycles to SD card.  NOTE: When this operation is finished, this bit will be cleared automatically.
[4]	R2_EN	Response R2 Input Enable  0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)  1 = Enable, SD host will wait to receive a response R2 from SD card and store the response data into DMAC's flash buffer (exclude CRC-7).  NOTE: When the R2 response operation is finished, this bit will be cleared automatically.
[3]	DO_EN	Data Output Enable  0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)  1 = Enable, SD host will transfer block data and the CRC-16 value to SD card.  NOTE: When the data output operation is finished, this bit will be cleared automatically.
[2]	DI_EN	<ul> <li>Data Input Enable</li> <li>0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)</li> <li>1 = Enable, SD host will wait to receive block data and the CRC-16 value from SD card.</li> <li>NOTE: When the data input operation is finished, this bit will be cleared automatically.</li> </ul>

Publication Release Date: Jun. 18, 2010



		Response Input Enable				
		0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)				
[1]	RI_EN	1 = Enable, SD host will wait to receive a response from SD card.				
		<b>NOTE</b> : When the response input operation is finished, this bit will be cleared automatically.				
		3.37 (6.3. ) 3.4 (6.3. )				
		Command Output Enable				
		Command Output Enable 0 = No effect.				
[0]	CO_EN					

Publication Release Date: Jun. 18, 2010



### **SD Command Argument Register (SDARG)**

Register	Address	R/W	Description	Reset Value
SDARG	0xB000_D024	R/W	SD Command Argument Register	0x0000_0000

31	30	29	28	27	26	25	24			
SD_CMD_ARG										
23	22	21	20	19	18	17	16			
	SD_CMD_ARG									
15	14	13	12	11	10	9	8			
SD_CMD_ARG										
7	6	5	4	3	2	1	0			
			400-	- XX						

Bits	Descriptions	
		SD Command Argument
[31:0]	SD_CMD_ARG	This register contains a 32-bit value specifies the argument of SD command from host controller to SD card.

Publication Release Date: Jun. 18, 2010



### SD Interrupt Control Register (SDIER)

Register	Address	R/W	Description	Reset Value
SDIER	0xB000_D028	R/W	SD Interrupt Control Register	0x0000_0000

					473				
31	30	29	28	27	26	25	24		
CD1SRC	Reserved		Reserved						
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Reserved	WKUP_EN	DITO_IE	RITO_IE	SDIO1_IE	Reserved	CD1_IE	Reserved		
7	6	5	4	3	2	1	0		
	Reserved						BLKD_IE		
						20)	à		

Bits	Descriptions	
[31]	CD1SRC	SD1 Card Detect Source Selection  0 = From SD1 card's DAT3 pin.  1 = From GPIO pin.
[14]	WKUP_EN	Wake-Up Signal Generating Enable  Enable/Disable wake-up signal generating of SD host when SDIO card (current using) issues an interrupt (wake-up) via DAT [1] to host.  0 = Disable.  1 = Enable.
[13]	DITO_IE	Data Input Time-out Interrupt Enable Enable/Disable interrupt generation of SD controller when data input time-out. Time-out value is specified at SDTMOUT.  0 = Disable. 1 = Enable.
[12]	RITO_IE	Response Time-out Interrupt Enable Enable/Disable interrupt generation of SD controller when receiving response or R2 time-out. Time-out value is specified at SDTMOUT.  0 = Disable. 1 = Enable.
[11]	SDIO1_IE	SDIO Interrupt Enable for Port 1  Enable/Disable interrupt generation of SD host when SDIO card 1 issues an interrupt via DAT [1] to host.  0 = Disable.  1 = Enable.

Publication Release Date: Jun. 18, 2010



[9]	CD1_IE	<ul> <li>SD1 Card Detection Interrupt Enable</li> <li>Enable/Disable interrupt generation of SD controller when card 1 is inserted or removed.</li> <li>0 = Disable.</li> </ul>		
[1]	CRC-7, CRC-16 and CRC Status Error Interrupt Enable  0 = SD host will not generate interrupt when CRC-7, CRC-16 and CRC status is error.  1 = SD host will generate interrupt when CRC-7, CRC-16 and CRC status error.			
[0]	BLKD_IE	Block Transfer Done Interrupt Enable  0 = SD host will not generate interrupt when data-in (out) transfer done.  1 = SD host will generate interrupt when data-in (out) transfer done.		

Publication Release Date: Jun. 18, 2010



### SD Interrupt Status Register (SDISR)

Register	Address	R/W	Description	Reset Value
SDISR	0xB000_D02C	R/W	SD Interrupt Status Register	0x000X_008C

				7//	- 47		
31	30	29	28	27	26	25	24
			Rese	erved	Cr 12.		
23	22	21	20	19	18	17	16
	Reserved				Reserved	CDPS1	Reserved
15	14	13	12	11	10	9	8
Reser	Reserved D		RITO_IF	SDIO1_IF	Reserved	CD1_IF	Reserved
7	6	5	4	3	2	1	0
Reserved	CRCSTAT			CRC-16	CRC-7	CRC_IF	BLKD_IF
-							

		10.00		
Bits	Descriptions			
[19]	SD1DAT1	DAT1 Pin Status of SD1 (Read Only)		
[19]	SUIDAII	This bit is the DAT1 pin status of SD1.		
		Card Detect Pin Status of SD1 (Read Only)		
[17]	CDPS1	This bit is the DAT3 pin status of SD1, and it is using for card detection. When there is a card inserted in or removed from SD1, software should check this bit to confirm if there is really a card insertion or remove.		
	DITO_IF	Data Input Time-out Interrupt Flag (Read Only)		
		This bit indicates that SD host counts to time-out value when receiving data (waiting start bit).		
[13]		0 = Not time-out.		
Sept.		1 = Data input time-out.		
		NOTE: This bit is read only, but can be cleared by writing `1' to it.		
CONT.	ak.	Response Time-out Interrupt Flag (Read Only)		
X.	RITO_IF	This bit indicates that SD host counts to time-out value when receiving response or R2 (waiting start bit).		
[12]		0 = Not time-out.		
		1 = Response time-out.		
		NOTE: This bit is read only, but can be cleared by writing '1' to it.		

Publication Release Date: Jun. 18, 2010



		and the second s			
		SDIO 1 Interrupt Flag (Read Only)			
		This bit indicates that SDIO card 1 issues an interrupt to host.			
[11]	SDIO1_IF	0 = No interrupt is issued by SDIO card 1.			
		1 = An interrupt is issued by SDIO card 1.			
		NOTE: This bit is read only, but can be cleared by writing '1' to it.			
		SD1 Card Detection Interrupt Flag (Read Only)			
		This bit indicates that SD card 1 is inserted or removed. Only if SDIER [CD1_IE] is set to 1, this bit is active.			
[9]	CD1_IF	0 = No card is inserted or removed.			
		1 = There is a card inserted in or removed from SD1.			
		NOTE: This bit is read only, but can be cleared by writing '1' to it.			
		CRC Status Value of Data-out Transfer (Read Only)			
		SD host will record CRC status of data-out transfer. Software could use the value to identify what type of error is during data-out transfer.			
[6:4]	CRCSTAT	010 = Positive CRC status.			
		101 = Negative CRC status			
		111 = SD card programming error occurs.			
		CRC-16 Check Status of Data-in Transfer (Read Only)			
[3]	CRC-16	SD host will check CRC-16 correctness after data-in transfer.			
		0 = Fault. $1 = OK.$			
de		CRC-7 Check Status (Read Only)			
[2]	CRC-7	SD host will check CRC-7 correctness during each response in. If that response does not contain CRC-7 information (R3), then software should turn off SDIER [CRC_IE] and ignore this bit.			
-(////////////////////////////////////	-32-	0 = Fault. $1 = OK.$			
100	. W.	CRC-7, CRC-16 and CRC Status Error Interrupt Flag (Read Only)			
[1]	CRC_IF	This bit indicates that SD host has occurred CRC error during response in, data-in or data-out (CRC status error) transfer. When CRC error is occurred, software should reset SD engine. Some response (ex. R3) doesn't have CRC-7 information with it; SD host will still calculate CRC-7, get CRC error and set this flag. In this condition, software should ignore CRC error and clears this bit manually.			
	~~	0 = No CRC error is occurred.			
		1 = CRC error is occurred.			
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.			

Publication Release Date: Jun. 18, 2010



		Block Transfer Done Interrupt Flag (Read Only)
[0]	BLKD_IF	This bit indicates that SD host has finished data-in or data-out block transfer. If there is a CRC-16 error or incorrect CRC status during multiple block data transfer, the transfer will be broken and this bit will be set.  0 = Not finished yet.
		<ul><li>1 = Done.</li><li>NOTE: This bit is read only, but can be cleared by writing '1' to it.</li></ul>

307

Publication Release Date: Jun. 18, 2010



### SD Receiving Response Token Register 0 (SDRSP0)

Register	Address	R/W	Description	Reset Value
SDRSP0	0xB000_D030	R	SD Receiving Response Token Register 0	0x0000_0000

30	29	28	27	26	25	24		
SD_RSP_TK0								
22	21	20	19	18	17	16		
SD_RSP_TK0								
14	13	12	11	10	9	8		
		SD_RS	P_TKO	20	1			
6	5	4	3	2	1	0		
SD_RSP_TKO								
	14	22 21 14 13	SD_RS  22 21 20  SD_RS  14 13 12  SD_RS  6 5 4	SD_RSP_TK0  22 21 20 19  SD_RSP_TK0  14 13 12 11  SD_RSP_TK0  6 5 4 3	SD_RSP_TK0   22   21   20   19   18	SD_RSP_TK0  22 21 20 19 18 17  SD_RSP_TK0  14 13 12 11 10 9  SD_RSP_TK0  6 5 4 3 2 1		

Bits	Descriptions				
		SD Receiving Response Token 0			
[31:0]	SD_RSP_TKO	SD host controller will receive a response token for getting a reply from SD card when SDCSR [RI_EN] is set. This field contains response bit 47-16 of the response token.			

308

Publication Release Date: Jun. 18, 2010



#### **SD Receiving Response Token Register 1 (SDRSP1)**

Register	Address	R/W	Description	Reset Value
SDRSP1	0xB000_D034	R	SD Receiving Response Token Register 1	0x0000_0000

Bits	Descriptions	
		SD Receiving Response Token 1
[7:0]	SD_RSP_TK1	SD host controller will receive a response token for getting a reply from SD card when SDCSR [RI_EN] is set. This register contains the bit 15-8 of the response token.

309

Publication Release Date: Jun. 18, 2010



### **SD Block Length Register (SDBLEN)**

Register	Address	R/W	Description	Reset Value
SDBLEN	0xB000_D038	R/W	SD Block Length Register	0x0000_01FF

31     30     29     28     27     26     25     24       Reserved       23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8       Reserved     SDBLEN
23         22         21         20         19         18         17         16           Reserved           15         14         13         12         11         10         9         8
Reserved 15 14 13 12 11 10 9 8
15 14 13 12 11 10 9 8
Reserved SDBLEN
7 6 5 4 3 2 1 0
SDBLEN

Bits	Descriptions	
		SD BLOCK LENGTH in Byte Unit
[8:0]	SDBLEN	A 9-bit value specifies the SD transfer byte count. The actual byte count is equal to SDBLEN+1.

Publication Release Date: Jun. 18, 2010



### SD Response/Data-in Time-out Register (SDTMOUT)

Register Offset R/W		R/W	Description	Reset Value
SDTMOUT	0xB000_D03C	R/W	SD Response/Data-in Time-out Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	105 42		
23	22	21	20	19	18	17	16
SDTMOUT							
15	14	13	12	11	10	9	8
SDTMOUT							
7	6	5	4	3	2	1	0
_			SDTN	//OUT		90	1

Bits	Descriptions	
		SD Response/Data-in Time-out Value
[23:0]	SDTMOUT	A 24-bit value specifies the time-out counts of response and data input. SD host controller will wait start bit of response or data-in until this value reached. The time period is depended on SD engine clock frequency. Do not write a small number into this field, or you may never get response or data due to time-out.
		NOTE: Fill 0x0 into this field will disable hardware time-out function.

Publication Release Date: Jun. 18, 2010



### Memory Stick Control and Status Register (MSCSR)

Register	Address	R/W	Description	Reset Value
MSCSR	0xB000_D060	R/W	Memory Stick Control and Status Register	0x0000_0008

				7.0	A STATE OF THE STA		
31	30	29	28	27	26	25	24
			Rese	erved	(1)	7	
23	22	21	20	19	18	17	16
Rese	Reserved MSPORT DS			DCNT DCNT			
15	14	13	12	11	10	9	8
Reserved				TI	PC	1	
7	6	5	4	3	2	1	0
	Rese	erved		SERIAL	MSPRO	MS_GO	SW_RST

Bits	Descriptions	
[24]	MARCOT	Memory Stick Port Selection  0 = Reserved
[21]	MSPORT	1 = Port 1 is selected.
		Data Size for Transfer (for Memory Stick PRO Only)
		This field defines how many bytes should be transferred of following TPC codes. Data will be obtained from (stored in) DMAC's FIFO.
		READ_SHORT_DATA and WRITE_SHORT_DATA.
[20:19]	DSIZE	00 = 32 Bytes.
		01 = 64 Bytes.
		10 = 128 Bytes.
by the		11 = 256 Bytes.
	all.	NOTE: This field is invalid when other TPC codes are executed.
100	- 30	Data Count Number (in Byte Unit)
	DCNT	This field defines how many bytes should be transferred of following TPC codes. Data will be obtained from (stored in) MSBUF1 and MSBUF2.
[18:16]		READ_REG, GET_INT, WRITE_REG, SET_R/W_REG_ADRS, SET_CMD and EX_SET_CMD.
		For example, when software wants to use SET_R/W_REG_ADRS, you should write 0x4 into this field; when you want to use SET_CMD, you should write 0x1 into this field, etc.
		<b>NOTE</b> : Value 0x0 means 8 bytes should be transferred, and it is the largest length this core can provide.

Publication Release Date: Jun. 18, 2010



		TPC Code of the Packet
[11:8]	TPC	This field defines the TPC code of the packet which software wants to transfer. This core supports all TPC code of Memory Stick and Memory Stick PRO specification. The lower 4 bits of TPC (TPC Check Code) will be generated by hardware automatically.
		Serial or Parallel Mode
[3]	SERIAL	0 = MS host is working at parallel mode.
		1 = MS host is working at serial mode (Default).
		Memory Stick or Memory Stick PRO
[2]	MSPRO	0 = Type of the card is Memory Stick.
		1 = Type of the card is Memory Stick PRO.
		Trigger Memory Stick Core to Transfer Packet
		0 = Writing 0 to this bit has no effect.
[1]	MS_GO	1 = Trigger Memory Stick core to transfer packet. When TPC code is READ_REG, GET_INT, WRITE_REG, SET_R/W_REG_ADRS, SET_CMD or EX_SET_CMD, data will be obtained from (stored in) MSBUF1 and MSBUF2. When TPC code is READ_LONG_DATA (READ_PAGE_DATA), READ_SHORT_DATA, WRITE_LONG_DATA (WRITE_PAGE_DATA) or WRITE_SHORT_DATA, data will be obtained from (stored in) DMAC's FIFO.
		Software Engine Reset
		0 = Writing 0 to this bit has no effect.
[0]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and counters. The contents of control register will not be cleared. This bit will be auto cleared after few clock cycles.

Publication Release Date: Jun. 18, 2010



### **Memory Stick Interrupt Control Register (MSIER)**

Register	Address	R/W	Description	Reset Value
MSIER	0xB000_D064	R/W	Memory Stick Interrupt Control Register	0x0000_0000

					O TY LOTE AND A SECOND		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					CD1_IE	Reserved	
15 14 13 12 11 10					9	8	
	Reserved						
7	6	5	4	3	2	1	0
	Reserved CRC_IE BSYTO_IE INTTO_IE				MSINT_IE	PKT_IE	
_	•	•					

Bits	Descriptions	
		MS Card Detection 1 Interrupt Enable
[17]	CD1_IE	Enable/Disable Interrupt generation of MS controller when card 1 is inserted or removed.
	_	0 = Disable.
		1 = Enable.
		CRC-16 Error Interrupt Enable
[4] CRC_IE		0 = the core will not generate interrupt when CRC-16 is error.
100000		1 = the core will generate interrupt when CRC-16 is error.
3/2		Busy to Ready Check Timeout Interrupt Enable
[3]	BSYTO_IE	0 = Disable Busy to Ready check timeout interrupt.
		1 = Enable Busy to Ready check timeout interrupt.
	Ak.	INT Response Timeout Interrupt Enable
[2]	INTTO_IE	0 = Disable INT response timeout interrupt generation.
		1 = Enable INT response timeout interrupt generation.
	J. C.	Memory Stick Card's Interrupt Enable
[1]	90.4	0 = the core will not generate interrupt when MS card generates INT.
	MSINT_IE	1 = the core will generate interrupt when MS card generates INT.
	-29	<b>NOTE:</b> Software should set MSIER[INTTO_IE] to `1' to enable INT detection function of the core, and set this bit to `1' if you want to get INT from MS card.
[0]	PKT_IE	Packet Transfer Done Interrupt Enable

Publication Release Date: Jun. 18, 2010

0 = the core will not generate interrupt when packet transfer is done.
1 = the core will generate interrupt when packet transfer is done.

Publication Release Date: Jun. 18, 2010 Revision: A3



### Memory Stick Interrupt Status Register (MSISR)

Register	Address	R/W	Description	Reset Value
MSISR	0xB000_D068	R/W	Memory Stick Interrupt Status Register	0x0000_0000

Reserved         CD1_ Reserved           23         22         21         20         19         18         17         1           Reserved         CD1_IF         Reserved           15         14         13         12         11         10         9	
23         22         21         20         19         18         17         1           Reserved         CD1_IF         Reserved           15         14         13         12         11         10         9	24
Reserved         CD1_IF         Reserved           15         14         13         12         11         10         9	erved
15 14 13 12 11 10 9	6
	erved
Reserved CMDNK BREQ ERR C	8
	ED
7 6 5 4 3 2 1	)
Reserved CRC_IF BSYTO_IF INTTO_IF MSINT_IF PK	_IF

Bits	Descriptions	
		Pin Status of MS Card Detection 1 (Read Only)
[25]	CD1_	This is the pin status of MS card detection 1. When there is a card insertion or removal, software should check this bit to confirm if it is really a card insertion or removal.
		NOTE: Software should perform de-bounce for card detection function.
		MS Card Detection 1 Interrupt Flag (Read Only)
		This bit indicates that MS card 1 is inserted or removed. Only if MSIER [CD1_IE] is set, this bit is active; otherwise, this bit is invalid.
[17]	CD1_IF	0 = No card is inserted or removed.
***		1 = There is a card inserted in or removed from MS1.
handa a		NOTE: This bit is read only, but can be cleared by writing '1' to it.
	E.	INT Status of Memory Stick PRO (Read Only)
[11:8]	CMDNK BREQ ERR CED	These 4 bits indicates the INT status of Memory Stick PRO card (only for parallel mode). When MSIER [INTTO_IE] is set, the core will wait for INT signal from card. If the card is working at parallel mode; after INT is occurred (MSISR [MSINT_IF] is set), the contents of INT register can be informed by these bits.
	En 4	NOTE: These bits are valid in parallel mode only.
	80	CRC-16 Error Interrupt Flag (Read Only)
[4]	CRC_IF	When the packet transfer is done, the core will compare the value of CRC-16 which it calculated and received. If CRC-16 value is not the same, this flag will be set. The comparison executes only for READ packet.
		0 = CRC-16 ok.

Publication Release Date: Jun. 18, 2010



		1 = CRC-16 failed.					
		NOTE: This bit is read only, but can be cleared by writing '1' to it.					
		Busy to Ready Check Timeout Interrupt Flag (Read Only)					
[3]	BSYTO_IF	This bit indicates that the core cannot detect RDY signal on DATA [0] pin during Handshake State. It means some errors are occurred during packet transfer. The maximum timeout duration for RDY signal is 16 SCLKs.					
[5]	B3110_11	0 = No RDY timeout occurred.					
		1 = RDY timeout occurred.					
		NOTE: This bit is read only, but can be cleared by writing '1' to it.					
		INT Response Timeout Interrupt Flag (Read Only)					
[2]	INTTO_IF	This bit indicates that the core cannot detect INT signal of MS card after a period of time. In Memory Stick, the maximum period is 100ms. In Memory Stick PRO, the maximum period is 3500ms. If INT timeout is occurred, it means the card maybe malfunction.					
		0 = INT detection is not timeout.					
		1 = INT detection is timeout, no INT signal occurred.					
		NOTE: This bit is read only, but can be cleared by writing '1' to it.					
	MSINT_IF	Memory Stick Card's Interrupt Flag (Read Only)					
[1]		Memory Stick will generate INT signal after some TPC codes are executed, ex. SET_CMD. This bit indicates that Memory Stick has generated INT signal after TPC code execution. This core will check INT for software only when MSIER [INTTO_IE] is set to '1', or this bit is invalid.					
		0 = No INT signal is detected.					
		1 = INT signal is detected.					
		NOTE: This bit is read only, but can be cleared by writing '1' to it.					
	P. COL	Packet Transfer Done Interrupt Flag (Read Only)					
		This bit indicates that the whole packet transfer is done. The four states of Memory Stick are BS1, BS2, BS3 and BS0.					
[0]	PKT_IF	0 = Packet transfer is not done yet.					
	S. W.	1 = Packet transfer is done.					
	92	NOTE: This bit is read only, but can be cleared by writing '1' to it.					
	College College						

**NOTE**: No matter interrupt is enable or not, the interrupt flag will be set when target condition is occurred.

317

Publication Release Date: Jun. 18, 2010



#### **Memory Stick Register Buffer 1 (MSBUF1)**

### Memory Stick Register Buffer 2 (MSBUF2)

Register	Address	R/W	Description	Reset Value
MSBUF1 MSBUF2	0xB000_D06C 0xB000_D070	D / \//	Memory Stick Register Buffer 1 Memory Stick Register Buffer 2	0x0000_0x0000

31	30	29	28	27	26	25	24		
DATA[31:24]									
23	22	21	20	19	18	17	16		
DATA[23:16]									
15         14         13         12         11         10         9         8							8		
			DATA	[15:8]		SON,	(8)		
7	6	5	4	3	2	1	0		
			DATA	[7:0]		191	3/ (2)		

Ĭ						
Descriptions						
	Data Content of Packet Transfer  This field contains the data of READ/WRITE TPC codes. When software uses following TPC codes, data will be obtained from (stored in) this field.					
	READ_REG, GET_INT, V EX_SET_CMD.	VRITE_REG, SET_R/W_R	EG_ADRS, SET_CMD and			
DATA	software wants to WRITE at MSBUF2 [31:24] and with the order of transfer will you want to WRITE a pa MSBUF2 [31:0] and MS then trigger the core.	a packet with 1 byte dath write 0x1 into MSCSR [Dote be MSBUF2 [31], MSBUF cket with 6 bytes data, when buf1 [31:16] and write the order of transfer were series of transfer w	ca, you should put the data CNT] then trigger the core. F2 [30], MSBUF2 [24]. If you should put the data at 0x6 into MSCSR [DCNT] ill be MSBUF2 [31:24]			
100	MSBUF1	MSBUF2				
C. W.	BYTE 5	BYTE 1				
SK X	BYTE 6	BYTE 2				
(2)	BYTE 7	BYTE 3				
	BYTE 8	BYTE 4				
	DATA	This field contains the date following TPC codes, data READ_REG, GET_INT, VEX_SET_CMD.  This core will always send software wants to WRITE at MSBUF2 [31:24] and very man to WRITE at MSBUF2 [31:0] and MS then trigger the core. MSBUF2 [7:0], MSBUF1 applied to READ packet.  MSBUF1  BYTE 5  BYTE 6  BYTE 7	This field contains the data of READ/WRITE TPC of following TPC codes, data will be obtained from (so READ_REG, GET_INT, WRITE_REG, SET_R/W_REX_SET_CMD.  This core will always send (store) data from MSB of software wants to WRITE a packet with 1 byte data at MSBUF2 [31:24] and write 0x1 into MSCSR [DOT The order of transfer will be MSBUF2 [31], MSBUF you want to WRITE a packet with 6 bytes data, y MSBUF2 [31:0] and MSBUF1 [31:16] and write then trigger the core. The order of transfer w MSBUF2 [7:0], MSBUF1 [31:24], MSBUF1 [23:16] applied to READ packet.    MSBUF1			

Publication Release Date: Jun. 18, 2010

### 6.12 Audio Controller


The audio controller consists of IIS/AC-link protocol to interface with external audio CODEC. One 8-level deep FIFO for read path and write path and each level have 32-bit width (16 bits for right channel and 16 bits for left channel). One DMA controller handles the data movement between FIFO and memory.

The following are the property of the DMA.

- Always 8-beat incrementing burst
- Always bus lock when 8-beat incrementing burst
- When reach middle and end address of destination address, a DMA\_IRQ is requested to CPU automatically


### 6.12.1 IIS Interface

#### **IIS Interface Signals**



The 16 bits IIS and MSB-justified format are supported; the timing diagram is shown the following.

Publication Release Date: Jun. 18, 2010



The sampling rate, bit shift clock frequency could be set by the control register ACTL\_IISCON.


Publication Release Date: Jun. 18, 2010 Revision: A3

320


### 6.12.2 AC97 Interface

The AC97 interface, called AC-link is supported. For input and output direction, each frame contains a Tag slot and 12 data slots. However, in the 12 data slots, only 4 slots are used in this chip, other 8 slots are not supported, and the control data and audio data are transferred in the 4 valid slots. Each slot contains 20 bits data.

#### **AC97 Interface Signals**



#### **AC97 Interface Signal Format**



Publication Release Date: Jun. 18, 2010



## 6.12.3 Audio Controller Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address		Description	Reset Value
ACTL_BA = 0xB000_9	9000		16.5	
ACTL_CON	0xB000_9000	R/W	Audio control register	0x0000_0000
ACTL_RESET	0xB000_9004	R/W	Sub block reset control register	0x0000_0000
ACTL_RDSTB	0xB000_9008	R/W	DMA destination base address register for record	0x0000_0000
ACTL_RDST_LENGT H	0xB000_900C	R/W	DMA destination length register for record	0x0000_0000
ACTL_RDSTC	0xB000_9010	R	DMA destination current address register for record	0x0000_0000
ACTL_RSR	0xB000_9014	R/W	Record status register	0x0000_0000
ACTL_PDSTB	0xB000_9018	R/W	DMA destination base address register for play	0x0000_0000
ACTL_PDST_LENGTH	0xB000_901C	R/W	DMA destination length register for play	0x0000_0000
ACTL_PDSTC	0xB000_9020	R	DMA destination current address register for play	0x0000_0000
ACTL_PSR	0xB000_9024	R/W	Play status register	0x0000_0004
ACTL_IISCON	0xB000_9028	R/W	IIS control register	0x0000_0000
ACTL_ACCON	0xB000_902C	R/W	AC-link control register	0x0000_0000
ACTL_ACOSO	0xB000_9030	R/W	AC-link out slot 0	0x0000_0000
ACTL_ACOS1	0xB000_9034	R/W	AC-link out slot 1	0x0000_0080
ACTL_ACOS2	0xB000_9038	R/W	AC-link out slot 2	0x0000_0000
ACTL_ACISO	0xB000_903C	R	AC-link in slot 0	0x0000_0000
ACTL_ACIS1	0xB000_9040	R	AC-link in slot 1	0x0000_0000
ACTL_ACIS2	0xB000_9044	R	AC-link in slot 2	0x0000_0000
ACTL_COUNTER	0xB000_9048	R/W	DMA counter down values	0xFFFF_FFFF

Publication Release Date: Jun. 18, 2010



### **Audio Control Register (ACTL\_CON)**

The ACTL\_CON register control the basic operation of audio controller.

Register	Address	R/W	Description	Reset Value
ACTL_CON	0xB000_9000	R/W	Audio Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			R_DMA_IRQ	T_DMA_IRQ	Reserved		IIS_AC_PIN_SEL
7	6	5	4	3	2	1	0
FIFO_TH	Reserved		IRQ_DMA_c ounter_EN	IRQ_DMA_D ATA_zero_EN	BLOCK_EN[1:0]		Reserved

Bits	Descriptions				
[12]	R_DMA_IRQ	Recording DMA Interrupt Request Bit. When recording, when the DMA destination current address reach the DMA destination end address or middle address, th R_DMA_IRQ bit will be set to 1 automatically, and this bit coul be cleared to 0 by CPU. The bit is hardwired to ARM as interrupt request signal with an inverter. The R_DMA_IRQ bit is read/write (write 1 to clear)			
[11]	T_DMA_IRQ	Transmit DMA Interrupt Request Bit. When DMA current address reach the middle address (((ACTL_DESE - ACTL_DESB)-1)/2 + ACTL_DESB) or reach the end address ACTL_DESB, the bit T_DMA_IRQ will be set to 1, and this bit could be clear to 0 by write "1" by CPU. And the bit is hardwired to ARM as interrupt request signal with an inverter. The T_DMA_IRQ bit is read/write (write 1 to clear).			
[8]	IIS_AC_PIN_SEL	IIS or AC-link Pin Selection If IIS_AC_PIN_SEL = 0, the pins select IIS  If IIS_AC_PIN_SEL = 1, the pins select AC-link The IIS_AC_PIN_SEL bit is read/write			
[7]	FIFO_TH	FIFO Threshold Control Bit  If FIFO_TH=0, the FIFO threshold is 8 level  If FIFO_TH=1, the FIFO threshold is 4 level  The FIFO_TH bit is read/write			

Publication Release Date: Jun. 18, 2010



[4]		IRQ_DMA counter function enable Bit  If IRQ_DMA_counter_EN=0, not allowed to generation T_DMA_IRQ			
	IRQ_DMA_counter_EN	If IRQ_DMA_counter_EN =1, allowed to generation T_DMA_IRQ			
		The IRQ_DMA_counter_EN bit is read/write			
[3]		IRQ_DMA_DATA zero and sign detect enable bit			
	IRQ_DMA_DATA_zero_E	If IRQ_DMA_DATA_zero_EN =0, not allowed to generation T_DMA_IRQ			
	N	If IRQ_DMA_DATA_zero_EN =1, allowed to generation T_DMA_IRQ			
		The IRQ_DMA_DATA_zero_EN bit is read/write			
[2:1]		Audio Interface Type Selection If BLOCK_EN[0]=0/1, IIS interface is disable/enable			
	BLOCK_EN[1:0]	If BLOCK_EN[1]=0/1, AC-link interface is disable/enable			
		The BLOCK_EN[1:0] bits are read/write			

Publication Release Date: Jun. 18, 2010



### **Sub-block Reset Control Register (ACTL\_RESET)**

The value of ACTL\_RESET register controls the reset operation in each sub block.

Register Address		R/W	Description	Reset Value	
ACTL_RESET	0xB000_9004	R/W	Sub block reset control	0x0000_0000	

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
RECORI	D_SINGLE	PLAY_	SINGLE		AC_RECORD			
7	6	5	4	3	2	1	0	
AC_PLAY	IIS_RECORD	IIS_PLAY	DMA_cou nter_EN	DMA_DATA _zero_EN	Reserved	AC_RESET	IIS_RESET	

Bits		Descriptions
		Audio Controller Reset Control Bit  If ACTL_RESET = 1, the whole audio controller is reset
[16]	ACTL_RESET	If ACTL_RESET = 0, the audio controller is normal operation
		The ACTL_RESET bit is read/write
		Record Single/Dual Channel Select Bits If RECORD_SINGLE[1:0]=11, the record is dual channel
BA	RECORD_SINGLE	If RECORD_SINGLE[1:0]=01, the record only select left channel
[15:14]		If RECORD_SINGLE[1:0]=10, the record only select right channel
[13.11]		RECORD_SINGLE[1:0]=00 is reserved
		Note that, when ADC is selected as record path, it only supported left channel record.  The PLAY_SINGLE[1:0] bits are read/write
000	J. Az.	Playback Single/Dual Channel Select Bits If PLAY_SINGLE[1:0]=11, the playback is in stereo mode
[13:12]	PLAY_SINGLE	If PLAY_SINGLE[1:0]=10, the playback is in mono mode
	W Sh	PLAY_SINGLE[1:0]= 00 & 01 is reserved
	100 G	The PLAY_SINGLE[1:0] bits are read/write

Publication Release Date: Jun. 18, 2010



		AC link Record Control Bit  If AC_RECORD=0, the record path of AC link is disable			
[8]	AC_RECORD	If AC_RECORD=1, the record path of AC link is enable			
		The AC_RECORD bit is read/write			
		AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable			
[7]	AC_PLAY	If AC_PLAY=1, the playback path of AC link is enable			
		The AC_PLAY bit is read/write			
563		IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable			
[6]	IIS_RECORD	If IIS_RECORD=1, the record path of IIS is enable			
		The IIS_RECORD bit is read/write			
		IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable			
[5]	IIS_PLAY	If IIS_PLAY=1, the playback path of IIS is enable			
		The IIS_PLAY bit is read/write			
5.43		DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function			
[4]	DMA_counter_EN	If DMA_counter_EN =1, enable DMA counter function			
		The DMA_counter_EN bit is read/write			
		DMA_DATA zero and sign detect enable bit			
[3]	DMA_DATA_zero_ EN	If DMA_DATA_zero_EN =0, not enable DMA_DATA zero and sign detect function			
		If DMA_DATA_zero_EN =1, enable DMA_DATA zero and sign detect function			
N		The DMA_DATA_zero_EN bit is read/write			
	D.O. DEC	AC link Sub Block RESET Control Bit If AC_RESET=0, release the AC link function block from reset mode			
[1]	AC_RESET	If AC_RESET=1, force the AC link function block to reset mode			
10.0	X 25	The AC_RESET bit is read/write			
507	3 Az	IIS Sub Block RESET Control Bit If IIS_RESET=0, release the IIS function block from reset mode			
[0]	IIS_RESET	If IIS_RESET=1, force the IIS function block to reset mode			
	W 00	The IIS_RESET bit is read/write			

Publication Release Date: Jun. 18, 2010



#### DMA Record Destination Base Address (ACTL\_RDSTB)

The value in ACTL\_RDSTB register is the record destination base address of DMA, and only could be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_RDSTB	0xB000_9008	R/W	DMA record destination base address	0x0000_0000

31	30	29	28	27	26	25	24		
AUDIO_RDSTB[31:24]									
23	22	21	20	19	18	17	16		
		AU	DIO_RDST	3[23:16]		(D)	7/		
15	14	13	12	11	10	9	8		
		AL	JDIO_RDST	B[15:8]		(1)%	T-6/20		
7	6	5	4	3	2	1	0		
	AUDIO_RDSTB[7:0]								

Bits	Descriptions					
[31:0	O AUDIO_RDSTB	32-bit Record Destination Base Address				
]		The AUDIO_RDSTB [31:0] bits are read/write.				

327

Publication Release Date: Jun. 18, 2010



### DMA Destination End Address (ACTL\_RDST\_LENGTH)

The value in ACTL\_RDST\_LENGTH register is the record destination address length of DMA, and the register could only be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_RDST_LENGT H	0xB000_900C	R/W	DMA record destination address length	0x0000_000 0

31	30	29	28	27	26	25	24		
AUDIO_RDST_L[31:24]									
23	22	21	20	19	18	17	16		
	AUDIO_RDST_L[23:16]								
15	14	13	12	11	10	9	8		
	AUDIO_RDST_L[15:8]								
7	6	5	4	3	2	1	0		
	AUDIO_RDST_L[7:0]								

Bits	Descriptions					
[31:0	AUDIO DOCT I	32-bit Record Destination Address Length				
]	AUDIO_RDST_L	The AUDIO_RDST_L [31:0] bits are read/write.				

328

Publication Release Date: Jun. 18, 2010



### DMA Destination Current Address (ACTL\_RDSTC)

The value in ACTL\_RDSTC is the DMA record destination current address; this register could only be read by CPU.

Register Address R/		R/W	Description	Reset Value	
ACTL_RDSTC	0xB000_9010	R	DMA record destination current address	0x0000_0000	

						7.3			
31	30	29	28	27	26	25	24		
AUDIO_RDSTC[31:24]									
23	22	21	20	19	18	17	16		
		AU	DIO_RDST	C[23:16]		TON TO			
15	14	13	12	11	10	9	8		
AUDIO_RDSTC[15:8]									
7	6	5	4	3	2	1	0		
	AUDIO_RDSTC[7:0]								

Bits		Descriptions					
[31:0	AUDIO_RDSTC	32-bit Record Destination Current Address					
]		The AUDIO_RDSTC [31:0] bits are read only.					

329

Publication Release Date: Jun. 18, 2010



## Audio Controller Record Status Register (ACTL\_RSR)

Register	Address	R/W	Description	Reset Value
ACTL_RSR	0xB000_9014	I R/W	Audio controller FIFO and DMA status register for record	0x0000_0000

W/3L W3										
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
RESERVED										
15	14	13	12	11	10	9	8			
				RESER\	/ED	(C)				
7	6	5	4	3	2	1	0			
RESERVED					R_FIFO_FULL	R_DMA_END_I RQ	R_DMA_MIDDLE _IRQ			

Bits		Descriptions
		Record FIFO Full Indicator Bit If R_FIFO_FULL=0, the record FIFO not full
[2]	R_FIFO_FULL	If R_FIFO_FULL=1, the record FIFO is full
		The R_FIFO_READY bit is read only
		DMA End Address Interrupt Request Bit for Record If R_DMA_END_IRQ=0, means record DMA address does not reach the end address
[1]	R_DMA_END_IRQ	If R_DMA_END_IRQ=1, means record DMA address reach the end address
1		The R_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit
	Š.	DMA Address Interrupt Request Bit for Record  If R_DMA_MIDDLE_IRQ=0, means record DMA address does not reach the middle address
[0]	R_DMA_MIDDLE_IRQ	If R_DMA_MIDDLE_IRQ=1, means record DMA address reach the middle address
	E. V.	The R_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit

Publication Release Date: Jun. 18, 2010



## DMA Play Destination Base Address (ACTL\_PDSTB)

The value in ACTL\_PDSTB register is the play destination base address of DMA, and only could be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDSTB	0xB000_9018	R/W	DMA play destination base address	0x0000_0000

						-			
31	30	29	28	27	26	25	24		
AUDIO_PDSTB[31:24]									
23	22	21	20	19	18	17	16		
AUDIO_PDSTB[23:16]									
15	14	13	12	11	10	9	8		
		AL	JDIO_PDST	B[15:8]		(III)	T-6/20		
7	6	5	4	3	2	1	0		
AUDIO_PDSTB[7:0]									

Bits	Descriptions				
[31:0	AUDIO DDETD	32-bit Play Destination Base Address			
]	AUDIO_PDSTB	The AUDIO_PDSTB [31:0] bits are read/write.			

331

Publication Release Date: Jun. 18, 2010



### DMA Destination End Address (ACTL\_PDST\_LENGTH)

The value in ACTL\_PDST\_LENGTH register is the play destination address length of DMA, and the register could only be changed by CPU.

Register	Address	R/W	Description	Reset Value	
ACTL_PDST_LENGTH	0xB000_901C	R/W	DMA play destination address length	0x0000_0000	

31	30	29	28	27	26	25	24		
AUDIO_PDST_L[31:24]									
23	22	21	20	19	18	17	16		
		AUI	DIO_PDST_	L[23:16]		(D)			
15	14	13	12	11	10	9	8		
AUDIO_PDST_L[15:8]									
7	6	5	4	3	2	1	0		
	AUDIO_PDST_L[7:0]								

Bits	Descriptions			
[31:0]	AUDIO_PDST_L	32-bit Play Destination Address Length		
		The AUDIO_PDST_L [31:0] bits are read/write.		

Publication Release Date: Jun. 18, 2010



### **DMA Destination Current Address (ACTL\_PDSTC)**

The value in ACTL\_PDSTC is the DMA play destination current address; this register could only be read by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDSTC	0xB000_9020	R	DMA play destination current address	0x0000_0000

						7.3			
31	30	29	28	27	26	25	24		
AUDIO_PDSTC[31:24]									
23	22	21	20	19	18	17	16		
AUDIO_PDSTC[23:16]									
15	14	13	12	11	10	9	8		
AUDIO_PDSTC[15:8]									
7	6	5	4	3	2	1	0		
	AUDIO_PDSTC[7:0]								

Bits		Descriptions		
[21.0]	[31:0] AUDIO_PDSTC	32-bit Play Destination Current Address		
[31:0]		The AUDIO_PDSTC [31:0] bits are read/write.		

Publication Release Date: Jun. 18, 2010



## Audio Controller Playback Status Register (ACTL\_PSR)

Register	Address	R/W	Description	Reset Value
ACTL_PSR	0xB000_9024	R/W	Audio controller FIFO and DMA status register for playback	0x0000_0004

					1 1/2 / 3 1	Year Control of the C			
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
				RESERV	ED	(0)			
7	6	5	4	3	2	1	0		
F				DMA_D ATA_zer o_IRQ	P_FIFO_EMP TY	P_DMA_END _IRQ	P_DMA_MID DLE_IRQ		

Bits		Descriptions
		DMA counter IRQ If DMA_counter_IRQ=0, not found DMA_counter to zero
[4]	DMA_counter_IRQ	If DMA_counter_IRQ =1, DMA_COUNTER counter down to zero
		The DMA_counter_IRQ bit is readable , and only can be clear by write "1" to clear this bit
		DMA_DATA zero IRQ
6		If DMA_DATA_zero_IRQ =0, not found DMA DATA is zero or sign change(two channel)
[3]	DMA_DATA_zero_IRQ	If DMA_DATA_zero_IRQ =1, found DMA DATA is zero or sign change (two channel)
	Å.	The DMA_DATA_zero_IRQ bit is readable , and only can be clear by write "1" to clear this bit
X.	X 355	Playback FIFO Empty Indicator Bit If P_FIFO_EMPTY=0, the playback FIFO is not empty
[2]	P_FIFO_EMPTY	If P_FIFO_EMPTY=1, the playback FIFO is empty
	W_W)^	The P_FIFO_EMPTY bit is read only
	THE LE	DMA End Address Interrupt Request Bit for Playback If P_DMA_END_IRQ=0, means playback DMA address does not reach the end address
[1]	P_DMA_END_IRQ	If P_DMA_END_IRQ=1, means playback DMA address reach the end address
	Self of	The P_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit

334

Publication Release Date: Jun. 18, 2010



		DMA Address Interrupt Request Bit for Playback If P_DMA_MIDDLE_IRQ=0, means playback DMA address does not reach the middle address
[0]	P_DMA_MIDDLE_IRQ	If P_DMA_MIDDLE_IRQ=1, means playback DMA address reach the middle address
		The P_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit

Play (0xB000_9004;bit7,5)	DMA_DATA_zero_E N (0xB000_9004;bit 3)	DMA_DATA_zero_IR Q (0xB000_9024; bit 3)	& Ch
1	0	0	play
1	0	0	Play
1	1	0	Play
1	1	1	Play (output 0,DMA not stop)
0	0	0	stop
0	0	0	Stop
0	1	0	Play
0	1	1	Stop (DMA stop and output 0 after output data is zero)

Publication Release Date: Jun. 18, 2010



## **IIS Control Register (ACTL\_IISCON)**

Register	Address	R/W	Description	Reset Value
ACTL_IISCON	0xB000_9028	R/W	IIS control register	0x0000_0000

				1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			
31	30	29	28	27	26	25	24
RESERVED						(A)	
23	22	21	20	19	18	17	16
	PRS[3:0]						
15	14	13	12	11	10	9	8
			RESERVED	RESERVED			
7	6	5	4	3	2	1	0
BCLK_S	EL[1:0]	FS_SEL	MCLK_SEL	FORMAT	RESERVED		

Bits		Descriptions
		IIS Frequency Pre-scalar Selection Bits. (FPLL is the input PLL frequency, MCLK is the output main clock) If PSR[3:0]=0000, MCLK=FPLL/1
		If PSR[3:0]=0001, MCLK=FPLL/2
		If PSR[3:0]=0010, MCLK=FPLL/3
		If PSR[3:0]=0011, MCLK=FPLL/4
		If PSR[3:0]=0100, MCLK=FPLL/5
Sec.		If PSR[3:0]=0101, MCLK=FPLL/6
		If PSR[3:0]=0110, MCLK=FPLL/7
		If PSR[3:0]=0111, MCLK=FPLL/8
[19:16]	PRS	If PSR[3:0]=1000, reserved
	G.	If PSR[3:0]=1001, MCLK=FPLL/10
	× .,	If PSR[3:0]=1010, reserved
1111	1.50%	If PSR[3:0]=1011, MCLK=FPLL/12
	33	If PSR[3:0]=1100, reserved
	9	If PSR[3:0]=1101, MCLK=FPLL/14
	W.	If PSR[3:0]=1110, reserved
	~ (3)	If PSR[3:0]=1111, MCLK=FPLL/16
		(when the division factor is 3/5/7, the duty cycle of MCLK is not 50%, the high duration is 0.5*FPLL)
		The PSR[3:0] bits are read/write

Publication Release Date: Jun. 18, 2010



		IIS Serial Data Clock Frequency Selection Bit If BCLK_SEL[1:0]=00, the frequency of bit clock (BCLK) is MCLK/8,						
[7:6]	[7:6] <b>BCLK_SEL</b>	If BCLK_SEL [1:0] =01, the frequency of bit clock (BCLK) is MCLK/12.						
		The BCLK_SEL[	1:0] bits are re	ead/write				
		IIS Sampling Frequency Selection Bit  If BCLK_SEL[1:0]=00, and FS_SEL=0, 32fs is selected, the sampling frequency (LRCLK) = MCLK/(8*32) = MCLK/(256)						
				-5_5EL=1, 4815 ELK/(8*48) = M	is selected, the CLK/(384)	: Sampling		
		If BCLK_SEL[1:0]=01, this bit is ignored, 32fs is selected, the sampling frequency (LRCLK) = MCLK/(12*32) = MCLK/(384)						
[5]	FS_SEL	(fs is sampling rate)						
		The FS_SEL bit is read/write Example:						
		MCLK	Sample Rate	Sample Freq.	BCLK_SEL	FS_SEL		
		12.288MHz	32fs	48.0KHz	00	0		
		16.934MHz	32fs	44.1KHz	01	0		
5.43	MCLK_SE	IIS MCLK Output Selection Bit If MCLK_SEL=0, IIS MCLK output will follow the PRS [3:0] setting.						
[4]	L	If MCLK_SEL=1, IIS MCLK output will be the same with FPLL.						
		The MCLK_SEL bit is read/write						
		IIS Format Se If FORMAT=0		e format is sele	ected			
[3]	FORMAT	If FORMAT=1	, MSB-justified	format is selec	ted			
FI Dille	n 2007	The FORMAT bit	t is read/write					

337

Publication Release Date: Jun. 18, 2010



# AC-link Control Register (ACTL\_ACCON)

Register	Address R/W		Description	Reset Value	
ACTL_ACCON	0xB000_902C	R/W	AC-link control register	0x0000_0000	

				1.00	17			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
	RESERVED							
7	6	5	4	3	2	1	0	
RESE	RVED	AC_BCLK_P U_EN	AC_R_FINI SH	AC_W_FINI SH	AC_W_RES	AC_C_RES	RESERVED	

Bits		Descriptions
[5]	AC_BCLK_PU_E N	AC_BCLK Pin Pull-high Resister Enable  If AC_BCLK_PU_EN=0, the AC_BCLK pin pull-high resister will be disabled  If AC_BCLK_PU_EN=1, the AC_BCLK pin pull-high resister will be
		enabled The AC_BCLK_PU_EN bit is read/write.
[4]	AC_R_FINISH	AC-link Read Data Ready Bit.  When read data indexed by previous frame is shifted into ACTL_ACIS2, the AC_R_FINISH bit will be set to 1 automatically. After CPU read out the read data, AC_R_FINISH bit will be cleared to 0.  If AC_R_FINISH=0, read data buffer has been read by CPU
	2	If AC_R_FINISH=1, read data buffer is ready for CPU read The AC_R_FINISH bit is read only
[3]	AC_W_FINISH	AC-link Write Frame Finish Bit.  When writing data to register ACTL_ACOS0, the AC_W_FINISH bit will be set to 1 automatically. After AC-link interface shift out the register ACTL_ACOS0, the AC_W_FINISH bit will be cleared to 0.  If AC_W_FINISH=0, AC-link control data out buffer has been shifted out to codec by CPU and data out buffer is empty.  If AC_W_FINISH=1, AC-link control data out buffer is ready to be shifted out(After users have wrote data into register ACTL_ACOS0)  The AC_W_FINISH bit is read only

Publication Release Date: Jun. 18, 2010



	1	12: 4 %		
[2] AC_W_RES		AC-link Warm Reset Control Bit When this bit is set to 1, (AC-link begin warn reset procedure, after warn reset procedure finished, this bit will be cleared automatically) the interface signal AC_SYNC is high, when this bit is set to 0, the interface signal AC_SYNC is controlled by AC_BCLK input when this bit is set to 1. Note the AC-link spec. shows it need at least 10 us high duration of AC_SYNC to warn reset AC97.  If AC_W_RES=0, AC_SYNC pin is controlled by AC_BCLK input pin		
		If AC_W_RES=1, AC_SYNC pin is forced to high		
		The AC_W_RES bit is read/write		
[1]	AC_C_RES	AC-link Cold Reset Control Bit When this bit is set to 1, the interface signal AC_RESETB is low, when this bit is set to 0, the signal AC_RESETB is high. Note the AC-link spec. Shows it need at least 10 us low duration of AC_RESETB to cold reset AC97.  If AC_C_RES=0, AC_RESETB pin is set to 1		
		If AC_C_RES=1, AC_RESETB pin is set to 0		
		The AC_C_RES bit is read/write		

Publication Release Date: Jun. 18, 2010



### AC-link output slot 0 (ACTL\_ACOS0)

The ACTL\_ACOS0 register store the slot 0 value to be shift out by AC-link. Note that write data to ACTL\_ACOS0 register when AC\_W\_FINISH bit (ACTL\_ACCON [3]) is set is invalid. Therefore, check AC\_W\_FINISH bit status before write data into ACTL\_ACOS0 register.

Register	Address	R/W	Description	Reset Value
ACTL_ACOSO	0xB000_9030	R/W	AC-link out slot 0	0x0000_0000

31	30	29	28	27	26	25	24
			RESER	VED		(O)	
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
			RESER	VED			6
7	6	5	4	3	2	1	0
RESERVED			VALID_ FRAME		SLOT_VA	LID[3:0]	

Bits		Descriptions				
5.43		Frame Valid Indicated Bits VALID_FRAME=1, any one of slot is valid				
[4]	VALID_FRAME	VALID_FRAME=0, no any slot is valid				
		The VALID_FRAME bits are read/write				
		Slot Valid Indicated Bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid				
D. A.	it	SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid				
[3:0]	SLOT_VALID[3:0]	SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid				
1500	250	SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid				
~(0	37 A.	The SLOT_VALID[3:0] bits are read/write				

Publication Release Date: Jun. 18, 2010



### The AC-link output slot 1 (ACTL\_ACOS1)

The ACTL\_ACOS1 register store the slot 1 value to be shift out by AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACOS1	0xB000_9034	R/W	AC-link out slot 1	0x0000_0080

30	29	28	27	26	25	24		
RESERVED								
22	21	20	19	18	17	16		
RESERVED								
14	13	12	11	10	9	8		
		RESER	VED		200	(0)		
6	5	4	3	2	1	0		
	R_INDEx[6:0]							
	14	22 21 14 13	RESER  22 21 20  RESER  14 13 12  RESER  6 5 4	RESERVED  22 21 20 19  RESERVED  14 13 12 11  RESERVED  6 5 4 3	RESERVED  22 21 20 19 18  RESERVED  14 13 12 11 10  RESERVED  6 5 4 3 2	RESERVED  22 21 20 19 18 17  RESERVED  14 13 12 11 10 9  RESERVED  6 5 4 3 2 1		

Bits		Descriptions
		Read/Write Select Bit  If R_WB=1, a read specified by R_INDEx[6:0] will occur, and the data will appear in next frame
[7]	R_WB	If R_WB=0, a write specified by R_INDEx[6:0] will occur, and the write data is put at out slot 2
		The R_WB bit is read/write
[6:0]	R_INDEx[6:0]	External AC97 CODEC Control Register Index (address) Bits The R_INDEx[6:0] bits are read/write

Publication Release Date: Jun. 18, 2010



### AC-link output slot 2 (ACTL\_ACOS2)

The ACTL\_ACOS2 register store the slot 2 value to be shift out by AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACOS2	0xB000_9038	R/W	AC-link out slot 2	0x0000_0000

31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
	WD[15:8]								
7	6	5	4	3	2	1	0		
	WD[7:0]						100		

Bits	Descriptions					
[15:0]	WD[15:0]	AC-link Write Data The WD[15:0] bits are read/write				

Publication Release Date: Jun. 18, 2010



### AC-link input slot 0 (ACTL\_ACISO)

The ACTL\_ACISO store the shift in slot 0 data of AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACISO	0xB000_903C	R	AC-link in slot 0	0x0000_0000

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
	RESERVED						(P.S. ~ 2)	
7	6	5	4	3	2	1	0	
	RESERVED	ı	CODEC_READY		SLOT_VA	LID[3:0]	3/	

Bits		Descriptions				
[4]	CODEC_READY	External AC97 Audio CODEC Ready Bit  If CODEC_READY=0, indicate external AC97 audio CODEC is not ready				
[ .,	00020_1127101	If CODEC_READY=1, indicate external AC97 audio CODEC is ready				
		The CODEC_READY bit is read only				
8		Slot Valid Indicated Bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid				
4007	SLOT_VALID[3:0	SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid				
[3:0]	1	SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid				
W/2"		SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid				
1/11/	200	The SLOT_VALID[3:0] bits are read				

343

Publication Release Date: Jun. 18, 2010



# AC-link input slot 1 (ACTL\_ACIS1)

Register	Address	R/W	Description	Reset Value
ACTL_ACIS1	0xB000_9040	R	AC-link in slot 1	0x0000_0000

The ACTL\_ACIS1 stores the shift in slot 1 data of AC-link.

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
	RESERVED						R_INDEx[6]	
7	6	5	4	3	2	1	0	
	R_INDEx[5:0]						REQ[1:0]	

Bits		Descriptions				
[8:2]	R_INDEx[6:0]	Register Index. The R_INDEx [6:0] echo the register index (address) when a register read has been requested in the previous frame. The R_INDEx[6:0] bits are read only				
[1:0]	SLOT_REQ[1:0]	Slot Request. The bits indicate if the external codec need new PCM data that will transfer in next frame.  Any bit in SLOT_REQ[1:0] is set to 1, indicate external codec does not need a new sample in the corresponding slot[3:4] of the next frame  Any SLOT_REQ[1:0] is clear to 0, indicate external codec need a new				
		sample in the corresponding slot[3:4] of the next frame				
I pp.	000	The SLOT_REQ[1:0] bits are read only				

Publication Release Date: Jun. 18, 2010



### AC-link input slot 2 (ACTL\_ACIS2)

The ACTL\_ACIS2 stores the shift in slot 2 data of AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACIS2	0xB000_9044	R	AC-link in slot 2	0x0000_0000

31	30	29	28	27	26	25	24
			RESER	VED	20	Sh	
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
	RD[15:8]						
7	6	5	4	3	2	1	0
RD[7:0]							

Bits	Descriptions			
[15:0]	RD[15:0]	AC-link Read Data. The RD[15:0] bits are read only		

Publication Release Date: Jun. 18, 2010



## **DOWN\_COUNTER Control Register (ACTL\_counter)**

Register	Address	R/W	Description	Reset Value
ACTL_COUNTE R	0xB000_9048	R/W	DMA down counter register	0xFFFF_FFFF

31	30	29	28	27	26	25	24
	ACTL_COUNTER[31:24]						
23	22	21	20	19	18	17	16
		A	CTL_COUNTE	ER[23:16]	10	0	250
15	14	13	12	11	10	9	8
	ACTL_COUNTER[15:8]						
7	6	5	4	3	2	1	0
	ACTL_COUNTER[7:0]						

Bits	Descriptions			
[31:0]	ACTL_COUNTE R	ACTL_COUNTER is Read and Write Data.  The ACTL_COUNTER [31:0] bits are read and write, When the register is Zero that set DMA_counter_IRQ bit =1.		

Publication Release Date: Jun. 18, 2010



#### 6.13 ATAPI Interface Controller

The ATA (AT Attachment) interface, it's also known as IDE (Integrated Drive Electronics) interface. This chip provides an ATAPI compliant host interface controller to connect with devices. And it supports the entire ATAPI transfer mode, such as register transfer mode, PIO transfer mode, Multiword DMA transfer mode and Ultra-DMA transfer mode. There are two 512 bytes external FIFO for DMA/UDMA mode to provide high performance data transfer.

The ATAPI Host Interface Controller can perform following transfer modes:

Register Transfer Mode (Mode 0 - 4)	When CPU accesses ATAPI device's command block registers, this mode will be executed.
PIO Transfer Mode (Mode 0 - 4)	When CPU accesses ATAPI device's data register, this mode will be executed.
DMA Transfer Mode (Mode 0 - 2)	DMA transfer mode is the default mode when an ATAPI device initiates a DMA transfer. Software can set the internal DMA controller to process data transfer. When engine clock is 33MHz, only Mode 0 can be supported.
Ultra-DMA Transfer Mode (Mode 0 - 4)	This mode is used for the ATAPI device with the Ultra-DMA transfer mode. Software can set the internal DMA controller to process data transfer. When running at Ultra-DMA transfer mode, the engine clock should be set to 66MHz, and HCLK should be higher than 66MHz or only Mode 0 can be supported.

The ATAPI Host Interface Controller has following features:

ATAPI I/O Interface, ATA/ATAPI-6 compatible

Provide register transfer mode for read/write device command block registers

Provide PIO data transfer mode

Provide Multiword DMA data transfer mode

Provide Ultra-DMA data transfer mode

Support FIFO interface to connect with external FIFO, two 512 bytes FIFO are available

Support for 33/66 MHz engine clock

Publication Release Date: Jun. 18, 2010



# 6.13.1 ATAPI Interface Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
ATA_BA = 0xB00	00_A000			
CSR	0xB000_A000	R/W	Control and Status Register	0x0000_0000
INTR	0xB000_A004	R/W	Interrupt Control and Status Register	0x0000_0000
PINSTAT	PINSTAT         0xB000_A008		Status of ATAPI Input Pins	N/A
<b>DMACSR</b> 0xB000_A00C		R/W	DMA Control and Status Register	0x0000_0004
<b>SECCNT</b> 0xB000_A010		R/W	Sector Count Register for DMA Transfer	0x0000_0001
<b>REGTTR</b> 0xB000_A020		R/W	Register Transfer Timing Control Register	0x0109_0103
<b>PIOTTR</b> 0xB000_A024		R/W	PIO Transfer Timing Control Register	0x0105_0104
DMATTR	0xB000_A028	R/W	DMA Transfer Timing Control Register	0x0002_0606
UDMATTR 0xB000_A02C		R/W	UDMA Transfer Timing Control Register	0x0002_0206
ATA_DATA	0xB000_A100	R/W	Data Register	N/A
ATA_FEA	0xB000_A104	W	Feature Register	N/A
ATA_ERR	0xB000_A104	R	Error Register	N/A
ATA_SEC	0xB000_A108	R/W	Sector Count Register	N/A
ATA_LBAL	0xB000_A10C	R/W	LBA Low Register	N/A
ATA_LBAM	0xB000_A110	R/W	LBA Mid Register	N/A
ATA_LBAH	0xB000_A114	R/W	LBA High Register	N/A
ATA_DEVH	0xB000_A118	R/W	Device/Head Register	N/A
ATA_COMD	0xB000_A11C	W	Command Register	N/A
ATA_STAT	0xB000_A11C	R	Status Register	N/A
ATA_DCTRL	0xB000_A120	W	Device Control Register	N/A
ATA_ASTAT	0xB000_A120	R	Alternate Status Register	N/A

Publication Release Date: Jun. 18, 2010



## **Control and Status Register (CSR)**

Register	Offset	R/W	Description	Reset Value
CSR	0xB000_A000	R/W	Control and Status Register	0x0000_0000

				7.0	100000000000000000000000000000000000000				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
	Reserved				ATA_EN	RESETn	SW_RST		

Bits	Descriptions	
[31:4]	Reserved	Reserved
		Engine Clock is in High Frequency
[3]	HI_FREQ	This bit will effect some engine core logics, software should set this bit exactly match the actual engine clock which been used.
[-]		0 = Engine clock is 33MHz.
		1 = Engine clock is 66MHz.
		Hardware ATAPI Mode Enable
[2]	ATA_EN	0 = Disable ATAPI core.
3K		1 = Enable ATAPI core.
7	RESETn	Device Hardware Reset
		0 = The RESET- pin is negated (in <b>HIGH</b> level).
[1]		1 = The RESET- pin is asserted (in <b>LOW</b> level).
		<b>NOTE:</b> Software should control this bit to generate a waveform like HIGH -> LOW -> HIGH, and according to ATAPI-6 specification, the LOW period should be at least 2ms.
	(6,50)	Software Engine Reset
	56	0 = Writing 0 to this bit has no effect.
[0]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and counters (include DMACSR [DMAen], DMACSR [UDMAen] and DMACSR [EOSS]). The contents of control register will not be cleared. This bit will auto clear after few clock cycles.

Publication Release Date: Jun. 18, 2010



## **Interrupt Control and Status Register (INTR)**

Register	Offset	R/W	Description	Reset Value
INTR	0xB000_A004	R/W	Interrupt Control and Status Register	0x0000_0000

					Ch. Villey Auditor				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Reserved				DTA_IF	EOS_IF	DMARQ_IF	INTRQ_IF		
7	6	5	4	3	2	1	0		
	Rese	rved	•	DTA_IE	EOS_IE	DMARQ_IE	INTRQ_IE		

Bits	Descriptions	
		DMAC READ/WRITE Target Abort Interrupt Flag
		This bit indicates DMAC received an ERROR response from internal AHB bus during DMA read/write operation.
[11]	DTA_IF	0 = No bus ERROR response received.
		1 = Bus ERROR response received.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		End of Sectors Transfer Interrupt Flag
F4 07	EOS_IF	0 = End of sectors condition did not occur.
[10]		1 = End of sectors condition occurred.
Sec.		NOTE: This bit is read only, but can be cleared by writing '1' to it.
12 10	4	DMARQ Interrupt Flag
		0 = No DMARQ assertion/negation is detected.
X	30	1 = DMARQ assertion/negation is detected.
[9]	DMARQ_IF	<b>NOTE:</b> This bit is read only, but can be cleared by writing '1' to it. If the DMARQ_IF is cleared by writing '1' to it, while the DMARQ line is still asserted or negated; this bit remains '0' until a new assertion/negation is detected on DMARQ line.
	34	INTRQ Interrupt Flag
	~ (3)	0 = No INTRQ assertion is detected.
[8]	INTRQ_IF	1 = INTRQ assertion is detected.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it. If the INTRQ_IF is cleared by writing '1' to it, while the INTRQ line is still asserted;

Publication Release Date: Jun. 18, 2010



		this bit remains '0' until a new assertion is detected on INTRQ line.
[3]	DTA_IE	DMAC READ/WRITE Target Abort Interrupt Enable  0 = Disable DMAC READ/WRITE target abort interrupt generation.  1 = Enable DMAC READ/WRITE target abort interrupt generation.
[2]	EOS_IE	<ul> <li>End of Sectors Transfer Interrupt Enable</li> <li>0 = The core will not generate interrupt when end of sectors transfer occurred.</li> <li>1 = The core will generate interrupt when end of sectors transfer occurred.</li> </ul>
[1]	DMARQ_IE	Device DMARQ Interrupt Enable  0 = DMARQ assertion/negation from ATAPI device will not cause an interrupt.  1 = DMARQ assertion/negation from ATAPI device will cause an interrupt.
[0]	INTRQ_IE	Device INTRQ Interrupt Enable  0 = INTRQ assertion from ATAPI device will not cause an interrupt.  1 = INTRQ assertion from ATAPI device will cause an interrupt.

Publication Release Date: Jun. 18, 2010



## Status of ATAPI Input Pins (PINSTAT)

Register	Offset	R/W	Description	Reset Value
PINSTAT	0xB000_A008	R	Status of ATAPI Input Pins	N/A

			77.4	A THE STREET				
30	29	28	27	26	25	24		
Reserved								
22	21	20	19	18	17	16		
Reserved								
14	13	12	11	10	9	8		
		Rese	erved	- 3	~ (C)	V		
6	5	4	3	2	1	0		
	Reserved			IORDY	DMARQ	INTRQ		
	22	22 21 14 13 6 5	Reset  22 21 20  Reset  14 13 12  Reset  6 5 4	Reserved  22 21 20 19  Reserved  14 13 12 11  Reserved  6 5 4 3	Reserved       22     21     20     19     18       Reserved       14     13     12     11     10       Reserved       6     5     4     3     2	Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       Reserved       6     5     4     3     2     1		

Bits	Descriptions		
[2]	IORDY	IORDY Pin Status (Read Only)  This bit indicates the status on IORDY input pin.  0 = Input pin is LOW level.  1 = Input pin is HIGH level.	55P
[1]	DMARQ	DMARQ Pin Status (Read Only)  This bit indicates the status on DMARQ input pin.  0 = Input pin is LOW level.  1 = Input pin is HIGH level.	
[0]	INTRQ	INTRQ Pin Status (Read Only)  This bit indicates the status on INTRQ input pin.  0 = Input pin is LOW level.  1 = Input pin is HIGH level.	

352

Publication Release Date: Jun. 18, 2010



## **DMA Control and Status Register (DMACSR)**

Register	Offset	R/W	Description	Reset Value
DMACSR	0xB000_A00C	R/W	DMA Control and Status Register	0x0000_0004

				1.11	11			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
		Rese	erved			EOSS	DMATIP	
7	6	5	4	3	2	1	0	
	Reserved			DMAdir	EOSen	UDMAen	DMAen	
15 7	6	Rese	12	11 3	2	EOSS 1	0	

Bits	Descriptions	
[9]	EOSS	End of Sector Status (Read Only)  0 = Sectors of host controller are transferred incompletely.  1 = Sectors of host controller are transferred completely.
[8]	DMATIP	DMA/UDMA Transfer in Progress (Read Only)  0 = DMA/UDMA transfer is not in progress.  1 = DMA/UDMA transfer is in progress.
[4]	DMAstop	DMA Stop Condition Generation  0 = No effect.  1 = Generating a STOP condition to terminate DMA/UDMA transfer.
[3]	DMAdir	DMA/UDMA Transfer Direction  0 = Data-in transfer. (READ, data from Device to Host)  1 = Data-out transfer. (WRITE, data from Host to Device)
[2]	EOSen	Enable DMA Stop Condition When End of Sector Transfer Occurred  0 = The core will not stop DMA process if sectors are transferred completely.  1 = The core will stop DMA process if sectors are transferred completely.
[1]	UDMAen	Ultra DMA Transfer Start  0 = No effect (UDMA transfer did not start).  1 = Start/Enable UDMA transfer.  NOTE: Enable UDMA transfer will disable the PIO/DMA transfer function. This bit will auto clear when the sectors to be transferred are completed or DMACSR [DMAstop]/CSR [SW_RST] is set.

353

Publication Release Date: Jun. 18, 2010



	DMA Transfer Start	
		0 = No effect (DMA transfer did not start).
[0]	DMAen	1 = Start/Enable DMA transfer.
[0]	DIMAGI	<b>NOTE:</b> Enable DMA transfer will disable the PIO/UDMA transfer function. This bit will auto clear when the sectors to be transferred are completed or DMACSR [DMAstop]/CSR [SW_RST] is set.

Publication Release Date: Jun. 18, 2010



### **Sector Count Register for DMA Transfer (SECCNT)**

Register	Offset	R/W	Description	Reset Value
SECCNT	0xB000_A010	R/W	Sector Count Register for DMA Transfer	0x0000_0001

				17.00	A APPROXIMATION			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
			SECCN	Γ[15:8]		70 6	V	
7	6	5	4	3	2	1	0	
SECCNT[7:0]						9.0	7	

Bits	Descriptions	
		Sector Count for DMA Transfer
		The registers define how many sectors will be transferred in internal DMAC. This also informs the host controller when DMA transfer will be completed.
[15:0]	SECCNT	NOTE1: If 0 is written, it means 65536 sectors will be transferred.
		<b>NOTE2</b> : This value is used only by ATAPI engine, and the unit of this value is 512 bytes.

355

Publication Release Date: Jun. 18, 2010



## **Register Transfer Timing Control Register (REGTTR)**

Register	Offset	R/W	Description	Reset Value
REGTTR	0xB000_A020	R/W	Register Transfer Timing Control Register	0x0109_0103

				75.4	A TYPE A APPRAISA		
31	30	29	28	27	26	25	24
			REC	GT1	(1)		
23	22	21	20	19	18	17	16
			REC	GT2	50	2 00	
15	14	13	12	11	10	9	8
			REC	GT4		200	0)
7	6	5	4	3	2	1	0
			REG	Теос		9.0	1


Bits	Descriptions	
[31:24]	REGT1	Register Transfer Timing Parameter T1 T1, Address valid to DIOR-/DIOW  ( The actual address valid will be [clock period*(REGT1+2)] )
[23:16]	REGT2	Register Transfer Timing Parameter T2 T2, DIOR-/DIOW- pulse width.  ( The actual pulse width will be [clock period*(REGT2+1)] )
[15:8]	REGT4	Register Transfer Timing Parameter T4 T4, DIOW- data hold time.  ( The actual data hold time will be [clock period*(REGT4+1)] )
[7:0]	REGTeoc	Register Transfer Timing Parameter Teoc Teoc, End of Cycle time.  ( The actual end of cycle time will be [clock period*(REGTeoc+2)] )

356

NOTE: Unit of these values is in engine clock cycles.

Publication Release Date: Jun. 18, 2010





Suggest Value (@33MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
REGT1	1	0	0	0	0
REGT2	9	9	9	4	4
REGT4	1	0	0	0	0
REGTeoc	3	0	0	0	0
		_			
Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
Suggest Value (@66MHz) REGT1	Mode 0	Mode 1	<b>Mode 2</b> 0	Mode 3	Mode 4
	<b>Mode 0</b> 3 19	Mode 1 2 19	Mode 2 0 19	<b>Mode 3</b> 0 5	Mode 4 0 4
REGT1	3	2	0	Mode 3 0 5 0	0 4 0

357

Publication Release Date: Jun. 18, 2010




## **PIO Transfer Timing Control Register (PIOTTR)**

Register	Offset	R/W	Description	Reset Value
PIOTTR	0xB000_A024	R/W	PIO Transfer Timing Control Register	0x0105_0104

31	30	29	28	27	26	25	24	
PIOT1								
23	22	21	20	19	18	17	16	
	PIOT2							
15	14	13	12	11	10	9	8	
PIOT4								
7	6	5	4	3	2	1	0	
PIOTeoc								

Bits	Descriptions	
[31:24]	PIOT1	PIO Transfer Timing Parameter T1 T1, Address valid to DIOR-/DIOW ( The actual address valid will be [clock period*(PIOT1+2)] )
[23:16]	PIOT2	PIO Transfer Timing Parameter T2 T2, DIOR-/DIOW- pulse width.  ( The actual pulse width will be [clock period*(PIOT2+1)] )
[15:8]	PIOT4	PIO Transfer Timing Parameter T4 T4, DIOW- data hold time.  ( The actual data hold time will be [clock period*(PIOT4+1)] )
[7:0]	PIOTeoc PIOTeoc Pioteoc Pioteoc Teoc, End of Cycle time. ( The actual end of cycle time will be [clock period*(PIOTeoc+2)] )	

NOTE: Unit of these values is in engine clock cycles.



Publication Release Date: Jun. 18, 2010



### **Timing Effect of Above 4 Registers**

Suggest Value (@33MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
PIOT1	1	0	0	0	0
PIOT2	5	4	4	4	4
PIOT4	1	0	0	0	0
PIOTeoc	4	1	0	0	0
Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
ouggost raide (econniz)	Wode 0	mode i	111040	Wode 0	WOUC T
PIOT1	3	2	0	0	0
· ·	3 11	2 8	0	0 5	0 4
PIOT1	3	2 8 1	0	0 5 0	0 4 0

Publication Release Date: Jun. 18, 2010



### **DMA Transfer Timing Control Register (DMATTR)**

Register	Register Offset R/W		Description	Reset Value	
DMATTR	0xB000_A028	R/W	DMA Transfer Timing Control Register	0x0002_0606	


31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
DMAtM							
15	14	13	12	11	10	9	8
DMAtD							
7	6	5	4	3	2	1	0
DMAteoc							

Bits	Descriptions	
[23:16]	DMAtM	DMA Transfer Timing Parameter tM tM, CS0-/CS1- valid to DIOR-/DIOW
[15:8]	DMA Transfer Timing Parameter tD tD, DIOR-/DIOW- pulse width. ( The actual pulse width will be [clock period*(DMAtD+2)] )	
[7:0]	DMAteoc	DMA Transfer Timing Parameter teoc teoc, End of Cycle time.  ( The actual cycle time will be [clock period*(DMAteoc+2)] )

360

NOTE: Unit of these values is in engine clock cycles.

Publication Release Date: Jun. 18, 2010



 Suggest Value (@66MHz)
 Mode 0
 Mode 1
 Mode 2

 DMAtD
 13
 4
 3

2

1

15

**DMAteoc** 

Publication Release Date: Jun. 18, 2010 Revision: A3

361




#### **UDMA Transfer Timing Control Register (UDMATTR)**

Register	Offset	R/W	Description	Reset Value
UDMATTR	0xB000_A02C	R/W	UDMA Transfer Timing Control Register	0x0002_0206

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			UDMA	AtCYC	1	1/6		
15	14	13	12	11	10	9	8	
			UDMA	AtDVS		200	27	
7	6	5	4	3	2	1	0	
	UDMAtRP							

Bits	Descriptions	
[23:16]	UDMAtCYC	UDMA Transfer Timing Parameter tCYC tCYC, cycle time of HSTROBE.
		( The actual cycle time will be [clock period*(UDMAtCYC+2)] )
[15:8] UDMAtDVS		UDMA Transfer Timing Parameter tDVS tDVS, data valid setup time at sender.
[55.0]		( The actual setup time will be [clock period*(UDMAtDVS+1)] )
[7:0]	UDMAtRP	UDMA Transfer Timing Parameter tRP tRP, time period between HDMARDY- negation and STOP assertion during host terminating an Ultra DMA data-in burst.

NOTE: Unit of these values is in engine clock cycles. UDMAtDVS should be never greater than UDMAtCYC.



Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
UDMAtCYC	6	4	2	1	0
UDMAtDVS	4	3	2	1	0

Publication Release Date: Jun. 18, 2010



# **6.13.2 ATA Control Registers**

Register	Offset	R/W	Description	Reset Value
ATA_DATA	0xB000_A100	R/W	Data Register	N/A
ATA_FEA	0xB000_A104	W	Feature Register	N/A
ATA_ERR	0xB000_A104	R	Error Register	N/A
ATA_SEC	0xB000_A108	R/W	Sector Count Register	N/A
ATA_LBAL	0xB000_A10C	R/W	LBA Low Register	N/A
ATA_LBAM	0xB000_A110	R/W	LBA Mid Register	N/A
ATA_LBAH	0xB000_A114	R/W	LBA High Register	N/A
ATA_DEVH	0xB000_A118	R/W	Device/Head Register	N/A
ATA_COMD	0xB000_A11C	W	Command Register	N/A
ATA_STAT	0xB000_A11C	R	Status Register	N/A
ATA_DCTRL	0xB000_A120	W	Device Control Register	N/A
ATA_ASTAT	0xB000_A120	R	Alternate Status Register	N/A

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	rved					
15	14	13	12	11	10	9	8		
			Data[	15:8]					
7	6	5	4	3	2	1	0		
			Data	[7:0]					

Bits	Descriptions	
100	XX	Contents of Device Data Register bit [15:8]
[15:8]	Data	These 8 bits are only using for READ/WRITE Device's Data Register via PIO mode.
	0	Data Port for READ/WRITE Device Command Block Registers
[7:0]	Data	These 8 bits provide an access port for software to READ/WRITE ATAPI Device's command block registers. Any READ/WRITE operation on this port will be past to ATAPI device via host controller directly using register transfer mode or PIO mode (for Data Register only). Software can use these ports to configure device, retrieve status from device or perform a basic data transfer with device.

Publication Release Date: Jun. 18, 2010



### 6.14 UART Controller

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data characters received from the peripheral such as MODEM, and a parallel-to-serial conversion on data characters received from the CPU. There are three UART blocks and accessory logic in this chip.

## 6.14.1 UART Feature Description

#### 6.14.1.1 UARTO

UARTO is a general UART block without Modem I/O signals.

UARTO		(a) (c)
Clock Source	External Crystal	
UART Type	General UART	7BX (2)
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO	-075
Modem Function	None	0
<b>Accessory Function</b>	None	
I/O pin	TXD0, RXD0	

#### 6.14.1.2 UART1

UART1 is a high speed UART for the Bluetooth transceiver. The FIFO has 64-byte for receiving and 64-byte for transmitting. The clock source is programmable in chip clock generator.

rtansmitting. The clock source is programmable in emp clock generator.							
UART1							
Clock Source	External Crystal or internal PLL (Programmable)						
<b>UART Type</b>	High speed UART						
FIFO Number	64-byte receiving FIFO and 64 byte transmitting FIFO						
<b>Modem Function</b>	CTS and RTS						
<b>Accessory Function</b>	Bluetooth						
I/O pin	TXD1, RXD1, RTS1, CTS1						

#### 6.14.1.3 UART2

UART2 is a general UART with IrDA SIR.

UART2	No.	
Clock Source	External Crystal	
UART Type	General UART	
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO	
Modem Function	none none	
<b>Accessory Function</b>	IrDA SIR	
I/O pin	TXD2, RXD2	

Publication Release Date: Jun. 18, 2010



# 6.14.2 UART Control Registers Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Offset	R/W	Description	Condition	Reset Value
UARTO:			100 50	N.	
RBR	0xB800_0000	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0000	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0004	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0000	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0004	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0008	R	Interrupt Identification Register	25 6	0x8181_8181
FCR	0xB800_0008	W	FIFO Control Register	(0)	Undefined
LCR	0xB800_000C	R/W	Line Control Register		0x0000_0000
MCR	0xB800_0010	R/W	Modem Control Register	(optional)	0x0000.0000
LSR	0xB800_0014	R	Line Status Register	15	0x6060_6060
MSR	0xB800_0018	R	MODEM Status Register	(optional)	0x0000.0000
TOR	0xB800_001C	R/W	Time Out Register		0x0000_0000
UART1:					
RBR	0xB800_0100	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0100	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0104	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0100	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0104	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0108	R	Interrupt Identification Register		0x8181_8181
FCR	0xB800_0108	W	FIFO Control Register		Undefined
LCR	0xB800_010C	R/W	Line Control Register		0x0000_0000
MCR	0xB800_0110	R/W	Modem Control Register	(optional)	0x0000.0000
LSR	0xB800_0114	R	Line Status Register		0x6060_6060
MSR	0xB800_0118	R	MODEM Status Register	(optional)	0x0000.0000
TOR	0xB800_011C	R/W	Time Out Register		0x0000_0000

Publication Release Date: Jun. 18, 2010



UART2:			gih da		
RBR	0xB800_0200	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0200	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0204	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0200	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0204	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0208	R	Interrupt Identification Register		0x8181_8181
FCR	0xB800_0208	W	FIFO Control Register	200	Undefined
LCR	0xB800_020C	R/W	Line Control Register		0x0000_0000
MCR	0xB800_0210	R/W	Modem Control Register	(optional)	0x0000.0000
LSR	0xB800_0214	R	Line Status Register	- C	0x6060_6060
MSR	0xB800_0218	R	MODEM Status Register	(optional)	0x0000.0000
TOR	0xB800_021C	R/W	Time Out Register	9.0	0x0000_0000
IRCR	0xB800_0220	R/W	IrDA Control Register	7.3	0x0000_0040

Publication Release Date: Jun. 18, 2010



## Receive Buffer Register (RBR)

Register	Offset	R/W	Description	Reset Value
RBR	0xB800_0000 0xB800_0100 0xB800_0200	R	Receive Buffer Register (DLAB = 0)	Undefined

7	6	5	4	3	2	1	0
8-bit Received Data							

Bits		Descriptions					
[7:0	8-bit Received Data	By reading this register, the UART will return an 8-bit data received from SIN pin (LSB first).					

## **Transmit Holding Register (THR)**

Register	offset	R/W	Description	Reset Value
	0xB800_0000			
THR	0xB800_0100	W	Transmit Holding Register (DLAB = 0)	Undefined
	0xB800_0200			

7	6	5	4	3	2	1	0	
100	8-bit Transmitted Data							

Bits	Descriptions						
[7:0 ]	8-bit Transmitte d Data	By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first).					

Publication Release Date: Jun. 18, 2010



### **Interrupt Enable Register (IER)**

Register	offset	R/W	Description	Reset Value
IER	0xB800_0004 0xB800_0104 0xB800_0204	R/W	Interrupt Enable Register (DLAB = 0)	0x0000.0000

						The state of the s	
7	6	5	4	3	2	1	0
	RESERVED		0	MSIE	RLSIE	THREIE	RDAIE

Bits		Descriptions
[4]	0	Default value is "0"
[3]	MSIE	MODEM Status Interrupt (Irpt_MOS) Enable  0 = Mask off Irpt_MOS  1 = Enable Irpt_MOS
[2]	RLSIE	Receive Line Status Interrupt (Irpt_RLS) Enable  0 = Mask off Irpt_RLS  1 = Enable Irpt_RLS
[1]	THREIE	Transmit Holding Register Empty Interrupt (Irpt_THRE) Enable  0 = Mask off Irpt_THRE  1 = Enable Irpt_THRE
[0]	RDAIE	Receive Data Available Interrupt (Irpt_RDA) Enable and Time-out Interrupt (Irpt_TOUT) Enable  0 = Mask off Irpt_RDA and Irpt_TOUT  1 = Enable Irpt_RDA and Irpt_TOUT

Publication Release Date: Jun. 18, 2010



#### Divider Latch (Low Byte) Register (DLL)

Register	Offset	R/W	Description	Reset Value
DLL	0xB800_0000 0xB800_0100 0xB800_0200	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000

7	6	5	4	3	2	1	0
Baud Rate Divider (Low Byte)							

Bits	Descriptions					
[7:0]	Baud Rate Divisor (Low Byte)	The low byte of the baud rate divider	SP.			

## Divisor Latch (High Byte) Register (DLM)

Register	Offset	R/W	Description	Reset Value
	0xB800_0004			
DLM	0xB800_0104	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000
	0xB800_0204			

7	6	5	4	3	2	1	0			
1000	Baud Rate Divider (High Byte)									

Bits		Descriptions
[7:0]	Baud Rate Divisor (High Byte)	The high byte of the baud rate divider

This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows

Baud Rate = Crystal Clock / {16 \* [Divisor + 2]}

Note: This definition is different from 16550

Publication Release Date: Jun. 18, 2010



## **Interrupt Identification Register (IIR)**

Register	Offset	R/W	Description	Reset Value
	0xB800_0008		100 000	
IIR	0xB800_0108	R	Interrupt Identification Register	0x8181_8181
	0xB800_0208		95° 20.	

						The state of the s	
7	6	5	4	3	2	1	0
FMES	RF <sup>-</sup>	TLS	DMS	IID		NIP	

Bits	Description	ns
		FIFO Mode Enable Status
[7]	FMES	This bit indicates whether the FIFO mode is enabled or not. Since the FIFO mode is always enabling, this bit always shows the logical 1 when CPU is reading this register.
		Rx FIFO Threshold Level Status
[6:5]	[6:5] <b>RFTLS</b>	These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description.
also.		DMA Mode Select
[4]	DMS	The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0.
[3:1]	IID	Interrupt Identification
[5,1]	721	The IID together with NIP indicates the current interrupt request from UART.
[0]	NIP	No Interrupt Pending
[0]	INIP	There is no pending interrupt.

Publication Release Date: Jun. 18, 2010



### **Interrupt Control Functions**

IIR [3:0]	Priority	Interrupt Type	Interrupt Source	Interrupt Reset control
1		None	None	25c
0110	Highest	Receiver Line Status (Irpt_RLS)	Overrun error, parity error, framing error, or break interrupt	Reading the LSR
0100	Second	Available Receiver FIFO threshold		Receiver FIFO drops below the threshold level
1100	Second	Receiver FIFO Time- out (Irpt_TOUT)	Receiver FIFO is non- empty and no activities are occurred in the receiver FIFO during the TOR defined time duration	Reading the RBR
0010	Third	Transmitter Holing Register Empty (Irpt_THRE)	Transmitter holding register empty	Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR
0000	Fourth	MODEM Status (Irpt_MOS)	The CTS bits are changing state.	Reading the MSR (optional)

Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550.

Publication Release Date: Jun. 18, 2010



#### FIFO Control Register (FCR)

Register	Offset	R/W	Description	Reset Value
	0xB800_0008		No X X	
FCR	0xB800_0108	W	FIFO Control Register	Undefined
	0xB800_0208			

7	6	5	4	3	2	1	0
	RFITL				TFR	RFR	FME

Bits	Descript	ions								
		Rx FIFO Interrupt (Irpt_RDA) Trigger Level								
			RFITL [7:4]	Trigger Level		RFITL[7:4]	Trigger Level			
		UARTO	00xx	01 bytes		0000	01 bytes			
		UART2	01xx	04 bytes		0001	04 bytes			
[7:4]	RFITL		10xx	08 bytes	UART1	0010	08 bytes			
			11xx	14 bytes	UARTI	0011	14 bytes			
						0100	30 bytes			
								0101	46 bytes	
ASK-						others	62 bytes			
[3]	DMS		de Select function is not	implemented in th	nis version.					
[2]	TFR	Setting the becomes	Tx FIFO Reset  Setting this bit will generate an OSC cycle reset pulse to reset Tx FIFO. The Tx FIFO becomes empty (Tx pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.							
[1]	RFR	Setting the	Rx FIFO Reset  Setting this bit will generate an OSC cycle reset pulse to reset Rx FIFO. The Rx FIFO becomes empty (Rx pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.							
[0]	FME	Because	FIFO Mode Enable  Because UART is always operating in the FIFO mode, writing this bit has no effect while reading always gets logical one. This bit must be 1 when other FCR bits are written to;							

Publication Release Date: Jun. 18, 2010



otherwise, they will not be programmed.
otherwise, they will not be programmed.

373

Publication Release Date: Jun. 18, 2010



## **Line Control Register (LCR)**

Register	offset	R/W	Description	Reset Value
	0xB800_000C		1631 A.	
LCR	0xB800_010C	R/W	Line Control Register	0x0000_0000
	0xB800_020C		TO "C"	0

7	6	5	4	3	2	1	0
DLAB	ВСВ	SPE	EPE	PBE	NSB	WLS	

Bits		Descriptions
		Divider Latch Access Bit
[7]	DLAB	0 = It is used to access RBR, THR or IER.
		1 = It is used to access Divisor Latch Registers {DLL, DLM}.
		Break Control Bit
[6]	ВСВ	When this bit is set to logic 1, the serial data output (SOUT) is forced to the Spacing State (logic 0). This bit acts only on SOUT and has no effect on the transmitter logic.
	SPE	Stick Parity Enable
32.		0 = Disable stick parity
[5]		1 = Parity bit is transmitted and checked as a logic 1 if bit 4 is 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). This bit has effect only when bit 3 (parity bit enable) is set.
	Til	Even Parity Enable
[4]	EPE	0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.
[4]		1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.
		This bit has effect only when bit 3 (parity bit enable) is set.

Publication Release Date: Jun. 18, 2010



		Parity Bit Enal	ole (I)					
[3]	PBE	0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.						
		$1 = Parity \ bit$ is generated or checked between the "last data word bit" and "stop bit" of the serial data.						
		Number of "ST		(A) (A)				
		0= One " STC	P bit" is generated in the	transmitted data				
[2]	NSB	1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected;						
		Two "STOP bit"	is generated when 6-, 7-	and 8-bit word length is selected.				
		Word Length S	Select					
		WLS[1:0	Character length	057				
[1:0]	WLS	00	5 bits					
		01	6 bits					
		10	7 bits	]				
		11	8 bits					

Publication Release Date: Jun. 18, 2010



### **Line Status Control Register (LSR)**

Register	Offset	R/W	Description	Reset Value
	0xB800_0014		YO N	
LSR	0xB800_0114	R	Line Status Register	0x6060_6060
	0xB800_0214		A STATE	

7	6	5	4	3	2	1	0
ERR_Rx	TE	THRE	BH	FEI	PEI	OEI	RFDR

Bits	Descripti	ons
		Rx FIFO Error
		0 = Rx FIFO works normally
[7]	ERR_Rx	1 = There is at least one parity error (PE), framing error (FE), or break indication (BI) in the FIFO. ERR_Rx is cleared when CPU reads the LSR and if there are no subsequent errors in the Rx FIFO.
		Transmitter Empty
[6]	TE	0 = Either Transmitter Holding Register (THR - Tx FIFO) or Transmitter Shift Register (TSR) are not empty.
		1 = Both THR and TSR are empty.
		Transmitter Holding Register Empty
		0 = THR is not empty.
[5]	THRE	1 = THR is empty.
	A.	THRE is set when the last data word of Tx FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or Tx FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER $[1] = 1$ .
10	2 / 5//	Break Interrupt Indicator
[4]	Ви	This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR.

Publication Release Date: Jun. 18, 2010



		Framing Error Indicator					
[3] <b>FEI</b>		This bit is set to logic 1 whenever the received character does not have a valid "sto bit" (that is, the stop bit following the last data bit or parity bit is detected as a log 0), and is reset whenever the CPU reads the contents of the LSR.					
		Parity Error Indicator					
[2]	PEI	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR.					
		Overrun Error Indicator					
[1]	OEI	An overrun error will occur only after the Rx FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the Rx FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR.					
		Rx FIFO Data Ready					
[0]	RFDR	0 = Rx FIFO is empty					
		1 = Rx FIFO contains at least 1 received data word.					

LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the Rx FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR.

LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt\_RLS) when IER [2] =1. Reading LSR clears Irpt\_RLS. Writing LSR is a null operation (not suggested).

377

Publication Release Date: Jun. 18, 2010



## Time-Out Register (TOR)

Register	offset	R/W	Description	Reset Value
	0xB800_001C		10 mm	
TOR	0xB800_011C	R/W	Time Out Register	0x0000_0000
	0xB800_021C			

7	6	5	4	3	2	1	0
TOIE			TOIC				

Bits		Descriptions						
		Time Out Interrupt Enable						
[7]	TOIE	The feature of receiver time out interrupt is enabled only when TOR $[7] = IER[0] = 1$ .						
		Time Out Interrupt Comparator						
[6:0]	TOIC	The time out counter resets and starts counting (the counting clock = baud rate) whenever the Rx FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (Irpt_TOUT) is generated if TOR [7] = IER [0] = 1. A new incoming data word or Rx FIFO empty clears Irpt_TOUT.						

Publication Release Date: Jun. 18, 2010



## IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
IRCR	0xB800_0220	R/W	IrDA Control Register for UART2	0x0000_0040

7	6	5	4	3	2	1	0
Reserved	INV_Rx	INV_Tx		Reserved	Tx_SELECT	IrDA_EN	

Bits		Descriptions	~~~
[6]	INV_Rx	INV_Rx 1: Inverse Rx input signal 0: No inversion	9
[5]	INV_Tx	INV_Tx 1: Inverse Tx output signal 0: No inversion	
[1]	Tx_SELECT	Tx_SELECT 1: Enable IrDA transmitter 0: Enable IrDA receiver	
[0]	IrDA_EN	IrDA_EN 1: Enable IrDA block 0: Disable IrDA block	

Publication Release Date: Jun. 18, 2010

#### 6.15 TIMER Controller

#### 6.15.1 General Timer Controller

The timer module includes five channels, TIMER0~TIMER4, they can easily be implemented as counting scheme. The timer can perform functions like frequency measurement, event counting, interval measurement, pulse generation, delay timing, and so on. The timer possesses features such as adjustable resolution, programmable counting period, and detailed information. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation.

The general TIMER Controller includes the following features

- Five channels with a 24-bit down counter and an interrupt request each
- Independent clock source for each channel
- Maximum uninterrupted time = (1 / 15 MHz) \* (255) \* (2^24 1), if TCLK = 15 MHz

### 6.15.2 Watchdog Timer

The purpose of watchdog timer is to perform a system restart after the software running into a problem. This prevents system from hanging for an indefinite period of time. It is a free running timer with programmable time-out intervals. When the specified time internal expires, a system reset can be generated. If the watchdog timer reset function is enabled and the watchdog timer is not being reset before timing out, then the watchdog reset is activated after 1024 WDT clocks. Setting **WTE** in the register **WTCR** enables the watchdog timer.

The WTR should be set before making use of watchdog timer. This ensures that the watchdog timer restarts from a know state. The watchdog timer will start counting and time-out after a specified period of time. The time-out interval is selected by two bits, WTIS [1:0]. The WTR is self-clearing, i.e., after setting it the hardware will automatically reset it. When timeout occurs, Watchdog Timer interrupt flag is set. Watchdog Timer waits for an additional 1024 WDT clock cycles before issuing a reset signal, if the WTRE is set. The WTRF will be set and the reset signal will last for 15 WDT clock cycles long. When used as a simple timer, the interrupt and reset functions are disabled. Watchdog Timer will set the WTIF each time a timeout occurs. The WTIF can be polled to check the status, and software can restart the timer by setting the WTR.

Publication Release Date: Jun. 18, 2010



# 6.15.3 Timer Control Registers Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address R/W/C		Description	Reset Value
TMR_BA =	0xB800_1000		100 000	
TCSRO	0xB800_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xB800_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TICRO	0xB800_1008	R/W	Timer Initial Control Register 0	0x0000_0000
TICR1	0xB800_100C	R/W	Timer Initial Control Register 1	0x0000_0000
TDRO	0xB800_1010	R	Timer Data Register 0	0x0000_0000
TDR1	0xB800_1014	R	Timer Data Register 1	0x0000_0000
TISR	0xB800_1018	R/C	Timer Interrupt Status Register	0x0000_0000
WTCR	0xB800_101C	R/W	Watchdog Timer Control Register	0x0000_0400
TCSR2	0xB800_1020	R/W	Timer Control and Status Register 2	0x0000_0005
TCSR3	0xB800_1024	R/W	Timer Control and Status Register 3	0x0000_0005
TICR2	0xB800_1028	R/W	Timer Initial Control Register 2	0x0000_0000
TICR3	0xB800_102C	R/W	Timer Initial Control Register 3	0x0000_0000
TDR2	0xB800_1030	R	Timer Data Register 2	0x0000_0000
TDR3	0xB800_1034	R	Timer Data Register 3	0x0000_0000
TCSR4	0xB800_1040	R/W	Timer Control and Status Register 4	0x0000_0005
TICR4	0xB800_1048	R/W	Timer Initial Control Register 4	0x0000_0000
TDR4	0xB800_1050	R	Timer Data Register 4	0x0000_0000

Publication Release Date: Jun. 18, 2010



### Timer Control and Status Register 0~4 (TCR0~TCR4)

Register	Address	R/W/C	Description	Reset Value
TCSR0	0xB800_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xB800_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TCSR2	0xB800_1020	R/W	Timer Control and Status Register 2	0x0000_0005
TCSR3	0xB800_1024	R/W	Timer Control and Status Register 3	0x0000_0005
TCSR4	0xB800_1040	R/W	Timer Control and Status Register 4	0x0000_0005

31	30	29	28	27	26	25	24
0	CE	IE	MODE		CRST	CACT	RESERVE D
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
			RES	SERVED			
7	6	5	4	3	2	1	0
	PRESCALE						

Bits		Descriptions
[31]	0	default value is "0"
[30]	CE	Counter Enable 0 = Stops counting 1 = Starts counting
[29]	IE.	Interrupt Enable  0 = Disables timer interrupt  1 = Enables timer interrupt. If timer interrupt is enabled, the timer asserts its interrupt signal when the associated counter decrements to zero.

Publication Release Date: Jun. 18, 2010



		Timer Operating	g Mode				
		MODE [28:27]	Timer Operating Mode				
		00	The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CE is automatically cleared then.				
[28:27]	MODE	01	The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).				
		10	The timer is operating in the toggle mode. The associated interrupt signal is changing back and forth (if IE is enabled) with 50% duty cycle.				
		11	Reserved for further use				
[26]	CRST	0 = No effect.	set the TIMER counter, and also force CEN to O.				
		1 = Reset Timer's pre-scale counter, internal 24-bit counter and CEN.					
[25]	CACT	Timer is in Active This bit indicates the counter status of timer.  0 = Timer is not active.  1 = Timer is in active.					
[7:0]	PRESCALE	Clock Pre-scale Divide Count Clock input is divided by PRESCALE + 1 before it is fed to the counter (here PRESCALE is considered as a decimal number). If PRESCALE = 0, then there is no scaling.					

Publication Release Date: Jun. 18, 2010



### Timer Initial Count Register 0~4 (TICR0~TICR4)

Register	gister Address R/W/C		Description	Reset Value
TICRO	0xB800_1008	R/W	Timer Initial Control Register 0	0x0000_00FF
TICR1	0xB800_100C	R/W	Timer Initial Control Register 1	0x0000_00FF
TICR2	0xB800_1028	R/W	Timer Initial Control Register 2	0x0000_00FF
TICR3	0xB800_102C	R/W	Timer Initial Control Register 3	0x0000_00FF
TICR4	0xB800_1048	R/W	Timer Initial Control Register 4	0x0000_00FF

31	30	29	28	27	26	25	24
			RESE	RVED		193	
23	22	21	20	19	18	17	16
			TIC[2	3:16]			W. T
15	14	13	12	11	10	9	8
			TICE	15:8]			
7	6	5	4	3	2	1	0
	TIC[7:0]						

Bits		Descriptions
水		Timer I nitial Count This is a 24-bit value representing the initial count. Timer will reload this value whenever the counter is decremented to zero.
[23:0]	тіс	NOTE: (1) Never write 0x0 in TIC, or the core will run into unknown state.
	**************************************	(2) No matter CEN is 0 or 1, whenever software write a new value into this register, Timer will restart counting using this new value and abort previous count.

Publication Release Date: Jun. 18, 2010



## Timer Data Register 0~4 (TDR0~TDR4)

Register	Address R/W		Description	Reset Value
TDR0	0xB800_1010	R	Timer Data Register 0	0x0000_00FF
TDR1	0xB800_1014	R	Timer Data Register 1	0x0000_00FF
TDR2	0xB800_1030	R	Timer Data Register 2	0x0000_00FF
TDR3	0xB800_1034	R	Timer Data Register 3	0x0000_00FF
TDR4	0xB800_1050	R	Timer Data Register 4	0x0000_00FF

						1 10 3 10 100	and the second
31	30	29	28	27	26	25	24
			RESE	RVED		100	
23	22	21	20	19	18	17	16
			TDR[2	23:16]			
15	14	13	12	11	10	9	8
			TDR[	15:8]			
7	6	5	4	3	2	1	0
TDR[7:0]							

Bits		Descriptions
		Timer Data Register The current count is registered in this 24-bit value.
[23:0]	TDR	NOTE: Software can read a correct current value on this register only when CEN = O, or the value represents here could not be a correct one.

Publication Release Date: Jun. 18, 2010



### **Timer Interrupt Status Register (TISR)**

Register	Address	R/W/C	Description	Reset Value
TISR	0xB800_1018	R/C	Timer Interrupt Status Register	0x0000_0000

					YEAR TO THE PARTY OF THE PARTY				
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
	RESERVED								
7	6	5	4	3	2	1	0		
	RESERVED	,	TIF4	TIF3	TIF2	TIF1	TIFO		

Bits		Descriptions
[4]	TIF4	Timer Interrupt Flag 4  0 = It indicates that the timer 4 does not count down to zero yet. Software can reset this bit after the timer interrupt 4 had occurred.  1 = It indicates that the counter of timer 4 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
[3]	TIF3	Timer Interrupt Flag 3  0 = It indicates that the timer 3 does not count down to zero yet. Software can reset this bit after the timer interrupt 3 had occurred.  1 = It indicates that the counter of timer 3 is decremented to zero;
	e al	<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.
[2]	TIF2	Timer Interrupt Flag 2  0 = It indicates that the timer 2 does not count down to zero yet. Software can reset this bit after the timer interrupt 2 had occurred.  1 = It indicates that the counter of timer 2 is decremented to zero;
	(C)	NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
		Publication Release Date: Jun. 18, 2010 386 Revision: A3



[1]	TIF1	Timer Interrupt Flag 1 0 = It indicates that the timer 1 does not count down to zero yet. Software can reset this bit after the timer interrupt 1 had occurred. 1 = It indicates that the counter of timer 1 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
[0]	TIFO	Timer Interrupt Flag 0  0 = It indicates that the timer 0 does not count down to zero yet. Software can reset this bit after the timer interrupt 0 had occurred.  1 = It indicates that the counter of timer 0 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.

Publication Release Date: Jun. 18, 2010



### Watchdog Timer Control Register (WTCR)

Register	Address	R/W/C	Description	Reset Value
WTCR	0xB800_101C	R/W	Watchdog Timer Control Register	0x0000_0000

					14//11/14/14				
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
RESERVED					WTCLK	0	RESERVED		
7	6	5	4	3	2	1	0		
WTE	WTIE	WT	1S	WTIF	WTRF	WTRE	WTR		

Bits		Descriptions					
[10]	WTCLK	Watchdog Timer Clock This bit is used for deciding whether the Watchdog timer clock input is divided by 256 or not. Clock source of Watchdog timer is Crystal input.  0 = Using original clock input  1 = The clock input will be divided by 256  NOTE: When WTTME = 1, set this bit has no effect on WDT clock (using original clock input).					
[9]	0	default value is "0"					
[7]	WTE	Watchdog Timer Enable 0 = Disable the watchdog timer 1 = Enable the watchdog timer					
[6]	WTIE	Watchdog Timer Interrupt Enable 0 = Disable the watchdog timer interrupt 1 = Enable the watchdog timer interrupt					
		Publication Release Date: Jun. 18, 2010 388 Revision: A3					



		These two	hosen, the reset	nterval for the watch	log timer. No matter which urred 1024 clocks later than			
[5:4]	WTIS	WTIS	Interrupt Timeout	Reset Timeout	Real Time Interval (CLK=15MHz/256)			
		00	2 <sup>14</sup> clocks	$2^{14} + 1024$ clocks	0.28 sec.			
		01	2 <sup>16</sup> clocks	2 <sup>16</sup> + 1024 clocks	1.12 sec.			
		10	2 <sup>18</sup> clocks	2 <sup>18</sup> + 1024 clocks	4.47 sec.			
		11	2 <sup>20</sup> clocks	2 <sup>20</sup> + 1024 clocks	17.9 sec.			
[3]	WTIF	If the watch indicate that not enabled 0 = Watchdon 1 = Watchdon	Watchdog Timer Interrupt Flag  If the watchdog interrupt is enabled, then the hardware will set this bit to indicate that the watchdog interrupt has occurred. If the watchdog interrupt is not enabled, then this bit indicates that a time-out period has elapsed.  0 = Watchdog timer interrupt does not occur 1 = Watchdog timer interrupt occurs  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.					
[2]	WTRF	When the way flag can be responsible timer has no 0 = Watchdoor watchdoor was not considered to the watchdoor with the watchdoor was so that the watchdoor was so the watchdoor w	Watchdog Timer Reset Flag When the watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it up manually. If WTRE is disabled, then the watchdog timer has no effect on this bit.  0 = Watchdog timer reset does not occur 1 = Watchdog timer reset occurs					
[1]	WTRE	Watchdog Timer Reset Enable Setting this bit will enable the watchdog timer reset function.  0 = Disable watchdog timer reset function  1 = Enable watchdog timer reset function						
1	P .	NOTE: This bit is read only, but can be cleared by writing 1 to this bit.						
[0]	WTR	Watchdog Timer Reset This bit brings the watchdog timer into a known state. It helps reset the watchdog timer before a time-out situation occurring. Failing to set WTR before time-out will initiates an interrupt if WTIE is set. If WTRE is set, a watchdog timer reset will be generated 512 clocks after time-out. This bit is self-clearing.  0 = No operation 1 = Reset the contents of the watchdog timer						

Publication Release Date: Jun. 18, 2010

#### **Advanced Interrupt Controller** 6.16

An interrupt temporarily changes the sequence of program execution to react to a particular event such as power failure, watchdog timer timeout, transmit/receive request from Ethernet MAC Controller, and so on. The CPU processor provides two modes of interrupt, the Fast Interrupt (FIQ) mode for critical session and the Interrupt (IRQ) mode for general purpose. The IRQ request is occurred when the nIRQ input is asserted. Similarly, the FIQ request is occurred when the nFIQ input is asserted. The FIQ has privilege over the IRQ and can preempt an ongoing IRQ. It is possible to ignore the FIQ and the IRQ by setting the F and I bits in the current program status register (CPSR).

The Advanced Interrupt Controller (AIC) is capable of processing the interrupt requests up to 32 different sources. Currently, 30 interrupt sources are defined. Each interrupt source is uniquely assigned to an interrupt channel. For example, the watchdog timer interrupt is assigned to channel 1. The AIC implements a proprietary eight-level priority scheme that categories the available 30 interrupt sources into eight priority levels. Interrupt sources within the priority level 0 is the highest priority and the priority level 7 is the lowest. In order to make this scheme work properly, a certain priority level must be specified to each interrupt source during power-on initialization; otherwise, the system shall behave unexpectedly. Within each priority level, interrupt source that is positioned in a lower channel has a higher priority. Interrupt source that is active, enabled, and positioned in the lowest channel with priority level 0 is promoted to the FIQ. Interrupt sources within the priority levels other than 0 are routed to the IRQ. The IRQ can be preempted by the occurrence of the FIQ. Interrupt nesting is performed automatically by the AIC.

Though interrupt sources originated from the chip itself are intrinsically high-level sensitive, the AIC can be configured as either low-level sensitive, high-level sensitive, negative-edge triggered, or positive-edge triggered to each interrupt source.

The advanced interrupt controller includes the following features:

- External interrupts can be programmed as either edge-triggered or level-sensitive
- External interrupts can be programmed as either low-active or high-active
- Flags to reflect the status of each interrupt source
- Individual mask for each interrupt source
- Proprietary 8-level interrupt scheme to employ the priority scheme.
- Priority methodology is adopted to allow for interrupt daisy-chaining
- Automatically masking out the lower priority interrupt during interrupt nesting
- clear. Automatically clearing the interrupt flag when the external interrupt source is programmed to be edgetriggered

Publication Release Date: Jun. 18, 2010



# **6.16.1 Interrupt Sources**

Priority	Name	Mode	Source
1 (Highest)	WDT_INT	Positive Level	Watch Dog Timer Interrupt
2	nIRQ_Group0	Positive Level	External Interrupt Group 0
3	nIRQ_Group1	Positive Level	External Interrupt Group 1
4	ACTL_INT	Positive Level	Audio Controller Interrupt
5	Reserved	Reserved	Reserved
6	RTC_INT	Positive Level	RTC Interrupt
7	UART_INTO	Positive Level	UART Interrupt0
8	UART_INT1	Positive Level	UART Interrupt1
9	UART_INT2	Positive Level	UART Interrupt2
10	Reserved	Reserved	Reserved
11	Reserved	Reserved	Reserved
12	T_INTO	Positive Level	Timer Interrupt 0
13	T_INT1	Positive Level	Timer Interrupt 1
14	T_INT_Group	Positive Level	Timer Interrupt Group
15	USBH_INT_Group	Positive Level	USB Host Interrupt Group
16	EMCTx_INT	Positive Level	EMC Tx Interrupt
17	EMCRx_INT	Positive Level	EMC Rx Interrupt
18	GDMA_INT_Group	Positive Level	GDMA Interrupt Group
19	DMAC_INT	Positive Level	DMAC Interrupt
20	FMI_INT	Positive Level	FMI Interrupt
21	USBD_INT	Positive Level	USB Device Interrupt
22	ATAPI _INT	Positive Level	ATAPI interrupt
23	Reserved	Reserved	Reserved
24	PCI _INT	Positive Level	PCI Controller Interrupt
25	Reserved	Reserved	Reserved
26	I2C_INT_Group	Positive Level	12C Interrupt Group
27	USI_INT	Positive Level	USI Interrupt
28	PWM_INT	Positive Level	PWM Timer Interrupt
29	KPI_INT	Positive Level	Keypad Interrupt
30	PS2_INT_Group	Positive Level	PS2 Interrupt Group
31	ADC _INT	Positive Level	ADC Interrupt

Interrupt Group	Interrupt Sources	
External Interrupt Group 0	External Pins: nIRQ[3:0]	
External Interrupt Group 1	External Pins: nIRQ [7:4]; ICE Signals: COMMRX, COMMTX	
Timer Interrupt Group	TIMER2, TIMER3, and TIMER4	
USB Host Interrupt Group	OHCI and EHCI USB Host Controller	
GDMA Interrupt Group	GDMA0 and GDMA1	

Publication Release Date: Jun. 18, 2010



I2C interrupt Group	I2C Line 0 and I2C Line 1
PS2 interrupt Group	PS2 Port 0 and PS2 Port 1

# 6.16.2 AIC Registers Map

# **AIC Registers Map**

Register	Address	R/W	Description	Reset Value
AIC_BA = Oxe	3800_2000		70	Sh
AIC_SCR1	0xB800_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xB800_2008	R/W	Source Control Register 2	0x0000_0047
AIC_SCR3	0xB800_200C	R/W	Source Control Register 3	0x0000_0047
AIC_SCR4	0xB800_2010	R/W	Source Control Register 4	0x0000_0047
AIC_SCR5	0xB800_2014	R/W	Reserved	0x0000_0047
AIC_SCR6	0xB800_2018	R/W	Source Control Register 6	0x0000_0047
AIC_SCR7	0xB800_201C	R/W	Source Control Register 7	0x0000_0047
AIC_SCR8	0xB800_2020	R/W	Source Control Register 8	0x0000_0047
AIC_SCR9	0xB800_2024	R/W	Source Control Register 9	0x0000_0047
AIC_SCR10	0xB800_2028	R/W	Reserved	0x0000_0047
AIC_SCR11	0xB800_202C	R/W	Reserved	0x0000_0047
AIC_SCR12	0xB800_2030	R/W	Source Control Register 12	0x0000_0047
AIC_SCR13	0xB800_2034	R/W	Source Control Register 13	0x0000_0047
AIC_SCR14	0xB800_2038	R/W	Source Control Register 14	0x0000_0047
AIC_SCR15	0xB800_203C	R/W	Source Control Register 15	0x0000_0047
AIC_SCR16	0xB800_2040	R/W	Source Control Register 16	0x0000_0047
AIC_SCR17	0xB800_2044	R/W	Source Control Register 17	0x0000_0047
AIC_SCR18	0xB800_2048	R/W	Source Control Register 18	0x0000_0047
AIC_SCR19	0xB800_204C	R/W	Source Control Register 19	0x0000_0047
AIC_SCR20	0xB800_2050	R/W	Source Control Register 20	0x0000_0047
AIC_SCR21	0xB800_2054	R/W	Source Control Register 21	0x0000_0047
AIC_SCR22	0xB800_2058	R/W	Source Control Register 22	0x0000_0047
AIC_SCR23	0xB800_205C	R/W	Reserved	0x0000_0047
AIC_SCR24	0xB800_2060	R/W	Source Control Register 24	0x0000_0047
AIC_SCR25	0xB800_2064	R/W	Reserved	0x0000_0047

392

Publication Release Date: Jun. 18, 2010



			200.2	
AIC_SCR26	0xB800_2068	R/W	Source Control Register 26	0x0000_0047
AIC_SCR27	0xB800_206C	R/W	Source Control Register 27	0x0000_0047
AIC_SCR28	0xB800_2070	R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xB800_2074	R/W	Source Control Register 29	0x0000_0047
AIC_SCR30	0xB800_2078	R/W	Source Control Register 30	0x0000_0047
AIC_SCR31	0xB800_207C	R/W	Source Control Register 31	0x0000_0047
AIC_IRQSC	0xB800_2080	R/W	External Interrupt Control Register	0x0000_0000
AIC_GEN	0xB800_2084	R/W	Interrupt Group Enable Control Register	0x0000_0000
AIC_GASR	0xB800_2088	R	Interrupt Group Active Status Register	0x0000_0000
AIC_GSCR	0xB800_208C	W/R	Interrupt Group Status Clear Register	0x0000_0000
AIC_IRSR	0xB800_2100	R	Interrupt Raw Status Register	0x0000_0000
AIC_IASR	0xB800_2104	R	Interrupt Active Status Register	0x0000_0000
AIC_ISR	0xB800_2108	R	Interrupt Status Register	0x0000_0000
AIC_IPER	0xB800_210C	R	Interrupt Priority Encoding Register	0x0000_0000
AIC_ISNR	0xB800_2110	R	Interrupt Source Number Register	0x0000_0000
AIC_IMR	0xB800_2114	R	Interrupt Mask Register	0x0000_0000
AIC_OISR	0xB800_2118	R	Output Interrupt Status Register	0x0000_0000
AIC_MECR	0xB800_2120	W	Mask Enable Command Register	Undefined
AIC_MDCR	0xB800_2124	W	Mask Disable Command Register	Undefined
AIC_SSCR	0xB800_2128	W	Source Set Command Register	Undefined
AIC_SCCR	0xB800_212C	W	Source Clear Command Register	Undefined
AIC_EOSCR	0xB800_2130	W	End of Service Command Register	Undefined

Publication Release Date: Jun. 18, 2010



### AIC Source Control Registers (AIC\_SCR1 ~ AIC\_SCR31)

Register	Address	R/W	Description	Reset Value
AIC_SCR1	0xB800_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xB800_2008	R/W	Source Control Register 2	0x0000_0047
•••	•••	•••		•••
AIC_SCR30	0xB800_2078	R/W	Source Control Register 30	0x0000_0047
AIC_SCR31	0xB800_207C	R/W	Source Control Register 31	0x0000_0047

						1671	
31	30	29	28	27	26	25	24
			RESE	RVED		8	
23	22	21	20	19	18	17	16
			RESE	RVED			6
15	14	13	12	11	10	9	8
			RESE	RVED			
7	6	5	4	3	2	1	0
SRC	TYPE		RESERVED			PRIORITY	

Bits				Descriptions	
		Whether to the se	ttings of th	ype of source is considered active or his field. Interrupt sources shou mal operation unless in the testi	ıld be configured as level
C (11) A	A.	SRCTY	PE [7:6]	Interrupt Source Type	
[7:6]	SRCTYPE	0	0	Low-level Sensitive	
1	Mr. Com	0	1	High-level Sensitive	
		1	0	Negative-edge Triggered	
	Q1, 40	1	1	Positive-edge Triggered	
[2:0]	PRIORITY	Among to lowest. I sources	terrupt sou hem, priori nterrupt so with priorit	urce must be assigned a priori ty level 0 has the highest priori curces with priority level 0 are p y level other than 0 belong to I y level, which located in the lo	ty and priority level 7 the romoted to FIQ. Interrupt RQ. For interrupt sources

Publication Release Date: Jun. 18, 2010

|--|

395

Publication Release Date: Jun. 18, 2010 Revision: A3



### External Interrupt Control Register (AIC\_IRQSC)

Register	Address	R/W	Description	Reset Value
AIC_IRQSC	0xB800_2080	R/W	External Interrupt Control Register	0x0000_0000

					1100		
31	30	29	28	27	26	25	24
			Rese	erved	20	Sh	
23	22	21	20	19	18	17	16
			Rese	erved		200	22
15	14	13	12	11	10	9	8
nIRQ7 nIRQ6		RQ6	Ω6 nI RQ5		nIRQ4		
7	6	5	4	3	2	1	0
nll	nIRQ3		RQ2	nl	RQ1	nIF	Q0

Bits		Descriptions						
		External	External Interrupt Source Type					
		nl	RQx	Interrupt Source Type				
		0	0	Low-level Sensitive				
[15:0]	[15:0] nl RQ <i>x</i>	0	1	High-level Sensitive				
100		1	0	Negative-edge Triggered				
2		1	1	Positive-edge Triggered				
	7716							

Publication Release Date: Jun. 18, 2010



## Interrupt Group Enable Control Register (AIC\_GEN)

Register	Address	R/W	Description	Reset Value
AIC_GEN	0xB800_2084	R/W	Interrupt Group Enable Control Register	0x0000_0000

					-/ 12 -/			
31	30	29	28	27	26	25	24	
Reserved		PS2		12	12C		Reserved	
23	22	21	20	19	18	17	16	
COMMTX	COMMRX	GD	MA	Reserved		TIMER		
15	14	13	12	11	10	9	8	
		Rese	rved			US	ВН	
7	6	5	4	3	2	1	0	
nIRQ[7:4]					nIRQ	[3:0]	6	

Bits		Descriptions
[29:28]	PS2	PS2 Host Controller Interrupt Group Bit[29] is for PS2 Port 1, Bit[28] is for Port 0  1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[27,26]	120	I2C Controller Interrupt Group Bit[27] is for I2C Line 1, Bit[26] is for Line 0
[27:26]	[27:26]   <b>12C</b>	1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[23]	соммтх	ICE Communications Channel Transmit Interrupt 1: COMMTX Interrupt Enable
1	10° C	0: COMMTX Interrupt Disable
[22]	COMMRX	ICE Communications Channel Receive Interrupt 1: COMMRX Interrupt Enable
	50	0: COMMRX Interrupt Disable
F24 207	CDMA	GDMA Controller Interrupt Group Bit[21] is for GDMA Channel 1, Bit[20] is for GDMA Channel 0
[21:20]	GDMA	1: Interrupt Enable for each bit
		0: Interrupt Disable for each bit

Publication Release Date: Jun. 18, 2010



[18:16]	TIMER	TIMER Controller Interrupt Group Bit[18] is for TIMER4, Bit[17] is for TIMER3, and Bit[16] is for TIME2 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[9:8]	USBH	USB Host Controller Interrupt Group Bit[9] is for OHCI Host Controller, Bit[9] is for EHCI Host Controller 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[7:4]	nIRQ[7:4]	External Interrupt Group 1 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[3:0]	nIRQ[3:0]	External Interrupt Group 0 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit

398

Publication Release Date: Jun. 18, 2010



## Interrupt Group Active Status Register (AIC\_GASR)

Register	Address	R/W	Description	Reset Value
AIC_GASR	0xB800_2088	R	Interrupt Group Active Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved		PS2		12	12C		Reserved	
23	22	21	20	19	18	17	16	
COMMTX	COMMRX	GD	MA	Reserved		TIMER		
15	14	13	12	11	10	9	8	
		Rese	rved			US	ВН	
7	6	5	4	3	2	1	0	
nIRQ[7:4]					nIRC	[3:0]	6	

Bits		Descriptions
[29:28]	PS2	PS2 Host Controller Interrupt Group Bit[29] is for PS2 Port 1, Bit[28] is for Port 0
[27:26]	12C	I2C Controller Interrupt Group Bit[27] is for I2C Line 1, Bit[26] is for Line 0
[23]	СОММТХ	ICE Communications channel transmit Interrupt This bit denotes that the comms channel transmit buffer is empty.
[22]	COMMRX	ICE Communications channel Receive Interrupt This bit denotes that the comms channel receive buffer contains valid data waiting to be read.
[21:20]	GDMA	GDMA Controller Interrupt Group Bit[21] is for GDMA Channel 1, Bit[20] is for GDMA Channel 0
[18:16]	TIMER	TIMER Controller Interrupt Group Bit[18] is for TIMER4, Bit[17] is for TIMER3, and Bit[16] is for TIME2
[9:8]	USBH	USB Host Controller Interrupt Group Bit[9] is for OHCI Host Controller, Bit[9] is for EHCI Host Controller
[7:4]	nIRQ[7:4]	External Interrupt Group 1
[3:0]	nIRQ[3:0]	External Interrupt Group 0

Publication Release Date: Jun. 18, 2010



## Interrupt Group Status Clear Register (AIC\_GSCR)

Register	Address	R/W	Description	Reset Value
AIC_GSCR	0xB800_208C	R/W	Interrupt Group Status Clear Register	0x0000_0000

					-//				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
			Rese	rved		200	202		
15	14	13	12	11	10	9	8		
			Rese	rved		(1)	10 C		
7	6	5	4	3	2	1	0		
nIRQ[7:4]					nIRQ	[3:0]	4		

Bits		Descriptions						
[7:4]	nI RQ[7:4]	External Interrupt Group 1 Write 1: Clear the relative status bit, and this bit is auto clear to 0 Write 0: No action						
[3:0]	nIRQ[3:0]	External Interrupt Group 0 Write 1: Clear the relative status bit, and this bit is auto clear to 0 Write 0: No action						

400

Publication Release Date: Jun. 18, 2010



#### AIC Interrupt Raw Status Register (AIC\_IRSR)

Register	Address	R/W	Description	Reset Value
AIC_IRSR	0xB800_2100	R	Interrupt Raw Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IRS31	IRS30	IRS29	IRS28	IRS27	IRS26	IRS25	IRS24
23	22	21	20	19	18	17	16
IRS23	IRS22	IRS21	IRS20	IRS19	IRS18	IRS17	IRS16
15	14	13	12	11	10	9	8
IRS15	IRS14	IRS13	IRS12	IRS11	IRS10	IRS9	IRS8
7	6	5	4	3	2	1	0
IRS7	IRS6	IRS5	IRS4	IRS3	IRS2	IRS1	RESERVED

Bits		Descriptions
[31:1]	IRS <i>x</i>	Interrupt Status Indicate the intrinsic status of the corresponding interrupt source 0 = Interrupt channel is in the voltage level 0 1 = Interrupt channel is in the voltage level 1

This register records the intrinsic state within each interrupt channel.

Publication Release Date: Jun. 18, 2010



#### AIC Interrupt Active Status Register (AIC\_IASR)

This register indicates the status of each interrupt channel in consideration of the interrupt source type as defined in the corresponding Source Control Register, but regardless of its mask setting.

Register	Address	R/W	Description	Reset Value
AIC_IASR	0xB800_2104	R	Interrupt Active Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IAS31	IAS30	IAS29	IAS28	IAS27	IAS26	IAS25	IAS24
23	22	21	20	19	18	17	16
IAS23	IAS22	IAS21	IAS20	IAS19	IAS18	IAS17	IAS16
15	14	13	12	11	10	9	8
IAS15	IAS14	IAS13	IAS12	IAS11	IAS10	IAS9	IAS8
7	6	5	4	3	2	1	0
IAS7	IAS6	IAS5	IAS4	IAS3	IAS2	IAS1	RESERVED

Bits		Descriptions					
[31:1]	IASx	Interrupt Active Status Indicate the status of the corresponding interrupt source 0 = Corresponding interrupt channel is inactive 1 = Corresponding interrupt channel is active					

402

:

Publication Release Date: Jun. 18, 2010



#### AIC Interrupt Status Register (AIC\_ISR)

This register identifies those interrupt channels whose are both active and enabled.

Register	Address	R/W	Description	Reset Value
AIC_ISR	0xB800_2108	R	Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IS31	IS30	IS29	IS28	IS27	IS26	IS25	IS24
23	22	21	20	19	18	17	16
<b>IS23</b>	IS22	IS21	IS20	IS19	IS18	IS17	IS16
15	14	13	12	11	10	9	8
IS15	IS14	IS13	IS12	IS11	IS10	IS9	IS8
7	6	5	4	3	2	1	0
IS7	IS6	IS5	IS4	IS3	IS2	IS1	RESERVED

Bits		Descriptions
[31:1]	ISx	Interrupt Status Indicates the status of corresponding interrupt channel 0 = Two possibilities:

Publication Release Date: Jun. 18, 2010

#### **AIC IRQ Priority Encoding Register (AIC\_IPER)**

When the AIC generates the interrupt, **VECTOR** represents the interrupt channel number that is active, enabled, and has the highest priority. If the representing interrupt channel possesses a priority level 0, then the interrupt asserted is FIQ; otherwise, it is IRQ. The value of **VECTOR** is copied to the register AIC\_ISNR thereafter by the AIC. *This register was restored a value 0 after it was read by the interrupt handler*. This register can help indexing into a branch table to quickly jump to the corresponding interrupt service routine.

Register	Address	R/W	Description	Reset Value
AIC_IPER	0xB800_210C	R	Interrupt Priority Encoding Register	0x0000_0000

31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RESERVED			0	0			

Bits		Descriptions							
[6:2]	VECTOR	<pre>Interrupt Vector 0 = no interrupt occurs 1 ~ 31 = representing the interrupt channel that is active, enabled, and having the highest priority</pre>							

Publication Release Date: Jun. 18, 2010



#### AIC Interrupt Source Number Register (AIC\_ISNR)

The purpose of this register is to record the interrupt channel number that is active, enabled, and has the highest priority.

Register	Address	R/W	Description	Reset Value
AIC_ISNR	0xB800_2110	R	Interrupt Source Number Register	0x0000_0000

					Sec. 2.7.2		
31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	07
7	6	5	4	3	2	1	0
0	0	0	IRQID				

Bits	Descriptions			
[4:0]	IRQID	IRQ Identification Stands for the interrupt channel number		

Publication Release Date: Jun. 18, 2010



## AIC Interrupt Mask Register (AIC\_IMR)

Registe	Addre	ss R/W	Description	Reset Value
AIC_IN	0xB800_2	2114 R	Interrupt Mask Register	0x0000_0000

31	30	29	28	27	26	25	24
IM31	IM30	IM29	IM28	IM27	IM26	IM25	IM24
23	22	21	20	19	18	17	16
IM23	IM22	IM21	IM20	IM19	IM18	IM17	IM16
15	14	13	12	11	10	9	8
IM15	IM14	IM13	IM12	IM11	IM10	IM9	IM8
7	6	5	4	3	2	1	0
IM7	IM6	IM5	IM4	IM3	IM2	IM1	RESERVED

Bits	Descriptions					
[31:1]	IMx	Interrupt Mask This bit determines whether the corresponding interrupt channel is enabled or disabled. Every interrupt channel can be active no matter whether it is enabled or disabled. If an interrupt channel is enabled, it does not definitely mean it is active. Every interrupt channel can be authorized by the AIC only when it is both active and enabled.  0 = Corresponding interrupt channel is disabled 1 = Corresponding interrupt channel is enabled				

Publication Release Date: Jun. 18, 2010



#### AIC Output Interrupt Status Register (AIC\_OISR)

The AIC classifies the interrupt into FIQ and IRQ. This register indicates whether the asserted interrupt is FIQ or IRQ. If both IRQ and FIQ are equal to 0, it means there is no interrupt occurred.

Register	Address	R/W	Description	Reset Value
AIC_OISR	0xB800_2118	R	Output Interrupt Status Register	0x0000_0000

30	29	28	27	26	25	24			
RESERVED									
22	21	20	19	18	17	16			
RESERVED									
14	13	12	11	10	9	8			
RESERVED									
6	5	4	3	2	1	0			
RESERVED									
	22	22 21 14 13 6 5	RESE  22 21 20  RESE  14 13 12  RESE  6 5 4	RESERVED  22 21 20 19  RESERVED  14 13 12 11  RESERVED  6 5 4 3	RESERVED  22 21 20 19 18  RESERVED  14 13 12 11 10  RESERVED  6 5 4 3 2	RESERVED  22 21 20 19 18 17  RESERVED  14 13 12 11 10 9  RESERVED  6 5 4 3 2 1			

Bits		Descriptions					
[1]	IRQ	Interrupt Request  0 = nIRQ line is inactive.  1 = nIRQ line is active.					
[0]	FIQ	Fast Interrupt Request 0 = nFIQ line is inactive. 1 = nFIQ line is active					

Publication Release Date: Jun. 18, 2010



## AIC Mask Enable Command Register (AIC\_MECR)

Register	Address	R/W	Description	Reset Value
AIC_MECR	0xB800_2120	W	Mask Enable Command Register	Undefined

31	30	29	28	27	26	25	24
MEC31	MEC30	MEC29	MEC28	MEC27	MEC26	MEC25	MEC24
23	22	21	20	19	18	17	16
MEC23	MEC22	MEC21	MEC20	MEC19	MEC18	MEC17	MEC16
15	14	13	12	11	10	9	8
MEC15	MEC14	MEC13	MEC12	MEC11	MEC10	MEC9	MEC8
7	6	5	4	3	2	1	0
MEC7	MEC6	MEC5	MEC4	MEC3	MEC2	MEC1	RESERVED

Bits		Descriptions				
[31:1]	MEC <i>x</i>	Mask Enable Command 0 = No effect 1 = Enables the corresponding interrupt channel MEC5, 10, 11, 23, and 25 have to set to 0 for the reserved interrupt sources.				

408

:

Publication Release Date: Jun. 18, 2010



## AIC Mask Disable Command Register (AIC\_MDCR)

Register	Address	R/W	Description	Reset Value
AIC_MDCR	0xB800_2124	W	Mask Disable Command Register	Undefined

					-///	7.2%	
31	30	29	28	27	26	25	24
MDC31	MDC30	MDC29	MDC28	MDC27	MDC26	MDC25	MDC24
23	22	21	20	19	18	17	16
MDC23	MDC22	MDC21	MDC20	MDC19	MDC18	MDC17	MDC16
15	14	13	12	11	10	9	8
MDC15	MDC14	MDC13	MDC12	MDC11	MDC10	MDC9	MDC8
7	6	5	4	3	2	1	0
MDC7	MDC6	MDC5	MDC4	MDC3	MDC2	MDC1	RESERVED

Bits	Descriptions					
[31:1]	MDC <i>x</i>	Mask Disable Command 0 = No effect 1 = Disables the corresponding interrupt channel				

Publication Release Date: Jun. 18, 2010



#### **AIC End of Service Command Register (AIC\_EOSCR)**

This register is used by the interrupt service routine to indicate that it is completely served. Thus, the interrupt handler can write any value to this register to indicate the end of its interrupt service.

Register	Address	R/W	Description	Reset Value
AIC_EOSCR	0xB800_2130	W	End of Service Command Register	Undefined

31	30	29	28	27	26	25	24
						3 1 (	3/
23	22	21	20	19	18	17	16
							(O) L
15	14	13	12	11	10	9	8
							(A)
7	6	5	4	3	2	1	0

Publication Release Date: Jun. 18, 2010

## 6.17 General-Purpose Input/Output (GPIO)

#### 6.17.1 Overview

The General-Purpose Input/Output (**GPIO**) module possesses 92 pins, and serves as multiple function purposes. Each port can be easily configured by software to meet various system configurations and design requirements. Software must define which function of each pin is used before starting the main program. If a pin is not used for multiplexed functions, the pin can be configured as I/O ports.

411

These 92 IO pins are divided into 7 groups according to its peripheral interface definition.

• PortC: 16-pin input/output port

PortD: 10-pin input/output port

PortE: 14-pin input/output port

PortF: 10-pin input/output port

PortG: 17-pin input/output port

PortH: 8-pin input/output port

PortI: 17-pin input/output port

Publication Release Date: Jun. 18, 2010



# 6.17.2 GPIO Multiplexed Functions Table

GPIO Group	Shared Interface
	NUC920ABN
(23 pins)	PCI Interface
None	PCIAD[7:0]
None	PCICBE[0]
None	PCIAD[15:8]
None	PCICBE[1]
None	PCIPAR
None	PCIDEVSELn
None	PCISERRn
None	PCIPERRn
None	PCISTOPn
GPIOC (15 pins)	PCI Interface
GPIOC[0]	PCIFRAMEn
GPIOC[1]	PCITRDYn
GPIOC[2]	PCIIRDYn
GPIOC[3]	PCICBE[2]
GPIOC[4]	PCIAD[16]
GPIOC[5]	PCIAD[17]
GPIOC[6]	PCIAD[18]
GPIOC[7]	PCIAD[19]
GPIOC[8]	PCIAD[20]
GPIOC[9]	PCIAD[21]
GPIOC[10]	PCIAD[22]
GPIOC[11]	PCIAD[23]
GPIOC[12]	PCICBE[3]
GPIOC[13]	PCIAD[24]
GPIOC[14]	PCIAD[25]
GPIOC[15]	PCIGNTn[2]
GPIOD (11 pins)	PCI Interface
GPIOD[0]	PCIAD[26]
GPIOD[1]	PCIAD[27]
GPIOD[2]	PCIAD[28]
GPIOD[3]	PCIAD[29]
GPIOD[4]	PCIAD[30]
GPIOD[5]	PCIAD[31]
GPIOD[6]	PCIREQn[0]
GPIOD[7]	PCIGNTn[0]
GPIOD[8]	PCIREQn[1]
GPIOD[9]	PCIREQn[2]

Publication Release Date: Jun. 18, 2010



GPIOE (14 pins)	UART, PCI
5. 102 (1. p5)	Interface
GPIOE[0]	TXD0
GPIOE[1]	RXD0
GPIOE[2]	TXD1(B)
GPIOE[3]	RXD1(B)
GPIOE[4]	RTS1 (B)
GPIOE[5]	CTS1 (B)
GPIOE[6]	TXD2(IrDA)
GPIOE[7]	RXD2(IrDA)
GPIOE[8]	PCICLKRUNn
GPIOE[9]	PCIPMEn
GPIOE[10]	PCIGNTn[1]
GPIOE[11]	PCIRSTn
GPIOE[12]	PCIM66EN
GPIOE[13]	PCICLK
0.102[10]	- 73
GPIOF (10 pins)	RMII Interface
GPIOF[0]	PHY_MDC
GPIOF [1]	PHY_MDIO
GPIOF [3:2]	PHY_TXD [1:0]
GPIOF [4]	PHY_TXEN
GPIOF [5]	PHY_REFCLK
GPIOF [7:6]	PHY_RXD [1:0]
GPIOF [8]	PHY_CRSDV
GPIOF [9]	PHY_RXERR
G. 10. [7]	
GPIOG (17 pins)	12C/USI
	XDMA,
	PS2,
	AC97/I2S/PWM Interface
GPIOG[0]	SCL0 /
	SFRM
GPIOG[1]	SDAO /
00100101	SSPTXD
GPIOG[2]	SCL1 /
CDIOCISI	SCLK SDA1 /
GPIOG[3]	SSPRXD
GPIOG[4]	XDMARQn[0]
GPIOG[5]	XDMAACKn[0]
GPIOG[6]	XDMARQn[1]
GPIOG[7]	XDMAACKn[1]
GPIOG[8]	PS2CLK0
GPIOG[9]	PS2DATAO
GPIOG[10]	PS2CLK1
GPIOG[10]	PS2DATA1
GPIOG[12]	AC97_nRESET /
51155[12]	12S_SYSCLK /
4(0)	GPIOG[8]
GPIOG[13]	AC97_DATAI /
Z	I2S_DATAI /
	PWM [0]

Publication Release Date: Jun. 18, 2010



GPIOG[14]	AC97_DATAO / I2S_DATAO /
	PWM [1]
GPIOG[15]	AC97_SYNC /
	12S_WS /
	PWM [2]
GPIOG[16]	AC97_BITCLK / I2S_BITCLK / PWM [3]
	X ( \( \times \) \( \times \) \( \times \)
GPIOH (8 pins)	nIRQ Interface
GPIOH[3:0]	nIRQ[3:0]
GPIOH[7:4]	nIRQ[7:4]
GPIOI (17 pins)	ATAPI /
	KPI Interface
GPIOI[0]	IDECS0n/
	GPIOI[0]
GPIOI [1]	IDECS1n /
	GPIOI [1]
GPIOI [4:2]	IDEDA[2:0] /
	GPIOI [4:2]
GPIOI [5]	IDEINTRQ /
	GPIOI [5]
GPIOI [6]	IDEDMACKn /
	GPIOI [6]
GPIOI [7]	IORDY /
	GPIOI [7]
GPIOI [8]	IDEIORn /
	GPIOI [8]
GPIOI [9]	IDEIOWn /
	GPIOI [9]
GPIOI [10]	IDEDMARQ /
	GPIOI [10]
GPIOI [14:11]	IDEDD[15:12]/
	GPIOI[14:11]
GPIOI [15]	IDERESETn /
	GPIOI [15]
GPIOI [16]	nWDOG /
	GPIOI [16]
-	IDEDD[7:0] /
	KPI_COL[7:0]
-	IDEDD[11:8] /
	KPI_ROW[3:0]

Publication Release Date: Jun. 18, 2010



## 6.17.3 GPIO Control Registers Map

Register	Address	R/W	Description	Reset Value
$GPIO\_BA = 0xB80$	0_3000			
GPIOC_DIR	0xB800_3004	R/W	GPIO portC direction control register	0x0000_0000
GPIOC_DATAOUT	0xB800_3008	R/W	GPIO portC data output register	0x0000_0000
GPIOC_DATAIN	0xB800_300C	R	GPIO portC data input register	Undefined
GPIOD_DIR	0xB800_3014	R/W	GPIO portD direction control register	0x0000_0000
GPIOD_DATAOU T	0xB800_3018	R/W	GPIO portD data output register	0x0000_0000
GPIOD_DATAIN	0xB800_301C	R	GPIO portD data input register	Undefined
GPIOE_DIR	0xB800_3024	R/W	GPIO portE direction control register	0x0000_0000
GPIOE_DATAOUT	0xB800_3028	R/W	GPIO portE data output register	0x0000_0000
GPIOE_DATAIN	0xB800_302C	R	GPIO portE data input register	0x0000_0000
GPIOF_DIR	0xB800_3034	R/W	GPIO portF direction control register	0x0000_0000
GPIOF_DATAOUT	0xB800_3038	R/W	GPIO portF data output register	0x0000_0000
GPIOF_DATAIN	0xB800_303C	R	GPIO portF data input register	Undefined
GPIOG_DIR	0xB800_3044	R/W	GPIO portG direction control register	0x0000_0000
GPIOG_DATAOUT	0xB800_3048	R/W	GPIO portG data output register	0x0000_0000
GPIOG_DATAIN	0xB800_304C	R	GPIO portG data input register	Undefined
GPIOH_DBNCE	0xB800_3050	R/W	GPIO portH input de-bounce control reg.	0x0000_0000
GPIOH_DIR	0xB800_3054	R/W	GPIO portH direction control register	0x0000_0000
GPIOH_DATAOU	0xB800_3058	R/W	GPIO portH data output register	0x0000_0000
T				
GPIOH_DATAIN	0xB800_305C	R	GPIO portH data input register	Undefined
GPIOI_DIR	0xB800_3064	R/W	GPIO portI direction control register	0x0000_0000
GPIOI_DATAOUT	0xB800_3068	R/W	GPIO portI data output register	0x0000_0000
GPIOI_DATAIN	0xB800_306C	R	GPIO portI data input register	Undefined
100				
The state of the s				

Publication Release Date: Jun. 18, 2010



#### **GPIO PortC Direction Control Register (GPIOC\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOC_DIR	0xB800_3004	R/W	GPIO portC in/out direction control register	0x0000_0000

					6611 . 51	332			
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
OUTEN									
7	6	5	4	3	2	1	0		
			OU.	TEN		15.0	100		

Bits	Descriptio	ns
[15:0]	OUTEN	GPIO PortC Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode

416

Publication Release Date: Jun. 18, 2010



## **GPIO PortC Data Output Register (GPIOC\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOC_DATAOUT	0xB800_3008	R/W	GPIO portC data output register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
	DATAOUT									
7	6	5	4	3	2	1	0			
	DATAOUT									

Bits	Descriptio	ns
[15:0]	DATAOU	GPIO PortC Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortC Data Input Register (GPIOC\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOC_DATAIN	0xB800_300C	R	GPIO portC data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24				
Cally a si	RESERVED										
23	22	21	20	19	18	17	16				
15:0	RESERVED										
15	14	13	12	11	10	9	8				
	DATAIN										
7	6	5	4	3	2	1	0				
	DATAIN										

Bits	Descriptio	Descriptions					
[15:0]	DATAIN	GPIO PortC Data Input Value The DATAIN indicates the status of each GPIO portC pin regardless of its operation mode. The reserved bits will be read as "0".					

Publication Release Date: Jun. 18, 2010



### **GPIO PortD Direction Control Register (GPIOD\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOD_DI	0xB800_3014	R/W	GPIO portD in/out direction control register	0x0000_0000

31	30	29	28	27	26	25	24
			RESE	RVED	10	2//2	
23	22	21	20	19	18	17	16
			RESE	RVED		250	5/1
15	14	13	12	11	10	9	8
		RESE	RVED			OUTEN	
7	6	5	4	3	2	1	0
			OU	ΓΕΝ		U,	73 4

Bits	Descriptio	Descriptions					
[9:0]	OUTEN	GPIO PortD Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode					

Publication Release Date: Jun. 18, 2010



### **GPIO PortD Data Output Register (GPIOD\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOD_DATAOUT	0xB800_3018	R/W	GPIO portD data output register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
		-	DATA	AOUT						
7	6	5	4	3	2	1	0			
	DATAOUT									

Bits	Descriptio	ns
[9:0]	DATAOU	GPIO PortD Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortD Data Input Register (GPIOD\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOD_DATAIN	0xB800_301C	R	GPIO portD data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24				
Cally W	RESERVED										
23	22	21	20	19	18	17	16				
12:0	RESERVED										
15	14	13	12	11	10	9	8				
	RESERVED DATAIN										
7	6	5	4	3	2	1	0				
	DATAIN										

Bits	Descriptio	ns
[9:0]	DATAIN	GPIO PortD Data Input Value The DATAIN indicates the status of each GPIO portD pin regardless of its operation mode. The reserved bits will be read as "0".

Publication Release Date: Jun. 18, 2010



### **GPIO PortE Direction Control Register (GPIOE\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOE_DIR	0xB800_3024	R/W	GPIO portE in/out direction control register	0x0000_0000

					1.671 . 57	7.7				
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
			RESE	RVED	0	30 CO				
15	14	13	12	11	10	9	8			
RESE	RVED			OU.	TEN	90				
7	6	5	4	3	2	1	0			
OUTEN										

Bits	Descriptio	ns
[14:0]	OUTEN	GPIO PortE Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode

420

Publication Release Date: Jun. 18, 2010



## **GPIO PortE Data Output Register (GPIOE\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOE_DATAOUT	0xB800_3028	R/W	GPIO portE data output register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
RESE	RVED			DATA	AOUT	Z0) (0).	No			
7	6	5	4	3	2	1	0			
	DATAOUT									

Bits	Descriptio	ns
[13:0]	DATAOU	GPIO PortE Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortE Data Input Register (GPIOE\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOE_DATAIN	0xB800_302C	R	GPIO portE data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24				
Cally a	RESERVED										
23	22	21	20	19	18	17	16				
12:0	RESERVED										
15	14	13	12	11	10	9	8				
RESE	RVED		DATAIN								
7	6	5	4	3	2	1	0				
	DATAIN										

Bits	Descriptio	ns
[13:0]	DATAIN	GPIO PortE Data Input Value The DATAIN indicates the status of each GPIO portE pin regardless of its operation mode. The reserved bits will be read as "0".

Publication Release Date: Jun. 18, 2010



### **GPIO PortF Direction Control Register (GPIOF\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOF_DIR	0xB800_3034	R/W	GPIO portF in/out direction control register	0x0000_0000

					1011		
31	30	29	28	27	26	25	24
			RESE	RVED	50	COA	
23	22	21	20	19	18	17	16
			RESE	RVED	- 0	30 00	
15	14	13	12	11	10	9	8
		RESE	RVED			OUTEN	
7	6	5	4	3	2	1	0
			OU <sup>-</sup>	ΓΕΝ		15.0	100

Bits	Descriptio	ns
[9:0]	OUTEN	GPIO PortF Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode

Publication Release Date: Jun. 18, 2010



## **GPIO PortF Data Output Register (GPIOF\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOF_DATAOUT	0xB800_3038	R/W	GPIO portF data output register	0x0000_0000

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
		RESE	RVED			DATAOUT			
7	6	5	4	3	2	1	0		
DATAOUT									
						100	(0)~		

Bits	Description	ns
[9:0]	DATAOU	GPIO PortF Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortF Data Input Register (GPIOF\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOF_DATAIN	0xb800_303C	R	GPIO portF data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24				
Cally a si	RESERVED										
23	22	21	20	19	18	17	16				
6.27	7.24		RESE	RVED							
15	14	13	12	11	10	9	8				
-	RESERVED										
7	6	5	4	3	2	1	0				
	DATAIN										

Bits	Descriptio	Descriptions						
[9:0]	DATAIN	GPIO PortF Data Input Value The DATAIN indicates the status of each GPIO portF pin regardless of its operation mode. The reserved bits will be read as "0".						

Publication Release Date: Jun. 18, 2010



#### **GPIO PortG Direction Control Register (GPIOG\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOG_DIR	0xB800_3044	R/W	GPIO portG in/out direction control register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
RESERVED										
15	14	13	12	11	10	9	8			
OUTEN										
7	6	5	4	3	2	1	0			
OUTEN										

Bits	Description	ns
[16:0]	OUTEN	GPIO PortG Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode

Publication Release Date: Jun. 18, 2010



### **GPIO PortG Data Output Register (GPIOG\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOG_DATAOUT	0xB800_3048	R/W	GPIO portG data output register	0x0000_0000

31	30	29	28	27	26	25	24					
	RESERVED											
23	22	21	20	19	18	17	16					
	RESERVED											
15	14	13	12	11	10	9	8					
	DATAOUT											
7	6	5	4	3	2	1	0					
	DATAOUT											

Bits	Descriptio	ns
[16:0]	DATAOU	GPIO PortG Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortG Data Input Register (GPIOG\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOG_DATAIN	0xB800_304C	R	GPIO portG data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24			
Cally a	RESERVED									
23	22	21	20	19	18	17	16			
12:0	1		RESERVED				DATAIN			
15	14	13	12	11	10	9	8			
	DATAIN									
7	6	5	4	3	2	1	0			
	DATAIN									

Bits	Descriptio	ns
[16:0]	DATAIN	GPIO PortG Data Input Value The DATAIN indicates the status of each GPIO portG pin regardless of its operation mode. The reserved bits will be read as "0".

Publication Release Date: Jun. 18, 2010



## **GPIO PortH De-bounce Enable Control Register (GPIOH\_DBNCE)**

Register	Address	R/W	Description	Reset Value
GPIOH_DBNCE	0xB800_3050	R/W	GPIO PortH de-bounce control register	0xxxxx_xxxx

30	29	28	27	26	25	24
		RESE	RVED	(M) (	57	
22	21	20	19	18	17	16
		RESE	RVED	20	Sh	
14	13	12	11	10	9	8
	RESERVED			- 2	DBCLKSEL	
6	5	4	3	2	1	0
DBEN6	DBEN5	DBEN4	DBEN3	DBEN2	DBEN1	DBENO
	14	14 13 RESERVED 6 5	RESE 14 13 12 RESERVED 6 5 4	RESERVED  14 13 12 11  RESERVED  6 5 4 3	RESERVED  14 13 12 11 10  RESERVED  6 5 4 3 2	RESERVED           14         13         12         11         10         9           RESERVED         DBCLKSEL           6         5         4         3         2         1

Bits	Description	ns
[10:8]	DBCLKSE	De-bounce Clock Selection These 3 bits are used to select the clock rate for de-bouncer circuit. the de-bounce clock TCLK_BUN is as follows: TCLK_BUN = HCLK / 2 <sup>DBCLKSEL</sup>
[7]	DBEN7	De-bounce Circuit Enable for GPIOH7 (nIRQ7) Input  1 = Enable De-bounce  0 = Disable De-bounce
[6]	DBEN6	De-bounce Circuit Enable for GPIOH6 (nIRQ6) Input  1 = Enable De-bounce  0 = Disable De-bounce
[5]	DBEN5	De-bounce Circuit Enable for GPIOH5 (nIRQ5) Input  1 = Enable De-bounce  0 = Disable De-bounce
[4]	DBEN4	De-bounce Circuit Enable for GPIOH4 (nIRQ4) Input  1 = Enable De-bounce  0 = Disable De-bounce
[3]	DBEN3	De-bounce Circuit Enable for GPIOH3 (nIRQ3) Input  1 = Enable De-bounce  0 = Disable De-bounce
[2]	DBEN2	De-bounce Circuit Enable for GPIOH2 (nIRQ2) Input  1 = Enable De-bounce  0 = Disable De-bounce
[1]	DBEN1	De-bounce Circuit Enable for GPIOH1 (nIRQ1) Input  1 = Enable De-bounce  0 = Disable De-bounce
[0]	DBENO	De-bounce Circuit Enable for GPIOHO (nIRQ0) Input  1 = Enable De-bounce  0 = Disable De-bounce
	-	Publication Polonge Pater Jun 10, 2010

Publication Release Date: Jun. 18, 2010



### **GPIO PortH Direction Control Register (GPIOH\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOH_DIR	0xB800_3054	R/W	GPIO portH in/out direction control register	0x0000_0000

					1011 81					
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
RESERVED										
15	14	13	12	11	10	9	8			
RESERVED										
7	6	5	4	3	2	1	0			
	OUTEN									

Bits	Descriptio	Descriptions					
[7:0]	OUTEN	GPIO PortH Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode					

Publication Release Date: Jun. 18, 2010



### **GPIO PortH Data Output Register (GPIOH\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOH_DATAOUT	0xB800_3058	R/W	GPIO portH data output register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
	RESERVED									
7	6	5	4	3	2	1	0			
	DATAOUT									

Bits	Descriptio	ns
[7:0]	DATAOU	GPIO PortH Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortH Data Input Register (GPIOH\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOH_DATAIN	0xB800_305C	R	GPIO portH data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24					
Cally a si	RESERVED											
23	22	21	20	19	18	17	16					
11:0	RESERVED											
15	14	13	12	11	10	9	8					
	RESERVED											
7	6	5	4	3	2	1	0					
	DATAIN											

Bits	Descriptio	Descriptions					
[7:0]	DATAIN	GPIO PortH Data Input Value The DATAIN indicates the status of each GPIO portH pin regardless of its operation mode. The reserved bits will be read as "0".					

Publication Release Date: Jun. 18, 2010



## **GPIO PortI Direction Control Register (GPIOI\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOI_DIR	0xB800_3064	R/W	GPIO portI in/out direction control register	0x0000_0000

31	30	29	28	27	26	25	24		
			RESE	RVED	50	COA			
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
OUTEN									
7	6	5	4	3	2	1	0		
	OUTEN								

Bits	Descriptio	Descriptions						
[16:0]	OUTEN	GPIO PortI Output Enable Control Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode 1 = Output Mode						

Publication Release Date: Jun. 18, 2010



## **GPIO PortI Data Output Register (GPIOI\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOI_DATAOUT	0xB800_3068	R/W	GPIO portI data output register	0x0000_0000

31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
	DATAOUT										
7	6	5	4	3	2	1	0				
	DATAOUT										

Bits	Descriptio	ns
[16:0]	DATAOU	GPIO PortI Data Output Value Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

## **GPIO PortI Data Input Register (GPIOI\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOI_DATAIN	0xB800_306C	R	GPIO portI data input register	0xxxxx_xxxx

31	30	29	28	27	26	25	24					
COLUMN ST	RESERVED											
23	22	21	20	19	18	17	16					
0.0	7.2		RESERVED				DATAIN					
15	14	13	12	11	10	9	8					
	DATAIN											
7	6	5	4	3	2	1	0					
	DATAIN											

Bits	Descriptions				
[16:0]	DATAIN	GPIO PortI Data Input Value The DATAIN indicates the status of each GPIO portI pin regardless of its operation mode. The reserved bits will be read as "0".			

Publication Release Date: Jun. 18, 2010



## 6.18 Real Time Clock (RTC)

Real Time Clock (RTC) block can be operated by independent power supply while the system power is off. The RTC generates the 32.768 KHz clock with an external crystal. The RTC can transmit data to CPU with BCD values. The data includes the time by (second, minute and hour), the date by (day, month and year). In addition, to reach better frequency accuracy, the RTC counter can be adjusted by software.

#### **RTC Features**

- . Time counter (second, minute, hour) and calendar counter (day, month, year).
- . Alarm register (second, minute, hour, day, month, year).
- . 12-hour or 24-hour mode is selectable.
- . Recognize leap year automatically.
- . Day of the week counter.
- . Frequency compensate register (FCR).
- . Beside FCR, all clock and alarm data expressed in BCD code.
- . Support tick time interrupt

## 6.18.1 RTC Register Mapping

Register	Address	R/W	Description	Reset Value		
$RTC\_BA = 0$	RTC_BA = 0xB800_4000					
INIR	0xB800_4000	R/W	RTC Initiation Register	Undefined		
AER	0xB800_4004	R/W	RTC Access Enable Register	0x0000_0000		
FCR	0xB800_4008	R/W	RTC Frequency Compensation Register	0x0000_0700		
TLR	0xB800_400C	R/W	Time Loading Register	0x0000_0000		
CLR	0xB800_4010	R/W	Calendar Loading Register	0x0005_0101		
TSSR	0xB800_4014	R/W	Time Scale Selection Register	0x0000_0001		
DWR	0xB800_4018	R/W	Day of the Week Register	0x0000_0006		
TAR	0xB800_401C	R/W	Time Alarm Register	0x0000_0000		
CAR	0xB800_4020	R/W	Calendar Alarm Register	0x0000_0000		
LIR	0xB800_4024	R	Leap year Indicator Register	0x0000_0000		
RIER	0xB800_4028	R/W	RTC Interrupt Enable Register	0x0000_0000		
RIIR	0xB800_402C	R/C	RTC Interrupt Indicator Register	0x0000_0000		
TTR	0xB800_4030	R/W	RTC Time Tick Register	0x0000_0000		

Publication Release Date: Jun. 18, 2010



## RTC Initiation Register (INIR)

Register	Address R/W		Description	Reset Value
INIR	0xB800_4000 R/W		RTC Initiation Register	0x0000_0000

31	30	29	28	27	26	25	24
INIR							
23	22	21	20	19	18	17	16
INIR							
15	14	13	12	11	10	9	8
INIR							
7	6	5	4	3	2	1	0
INIR							

Bits	Descriptions					
[31:0]	INIR	INIR [31:0]: The INIR register is used to replace hardware reset circuit. User must write INIR as "0xa5eb_1357" after RTC is power on. INIR [0]: R/W. Once RTC INIR has been written, user can access this bit to find out whether RTC reset signal is pulled high.				

Publication Release Date: Jun. 18, 2010



### RTC Access Enable Register (AER)

Register	Address	R/W	Description	Reset Value
AER	0xB800_4004	R/W	RTC Access Enable Register	0x0000_0000

					7/12/200			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
			RESERVED			CON 1	AER	
15	14	13	12	11	10	9	8	
			Al	ER		20	100	
7	6	5	4	3	2	1	0	
AER							1022	

Bits	Descriptions						
[16:0]	AER	AER [16]: Read only  1 = RTC register write enable  0 = RTC register write disable  AER[15:0]: Write only  RTC register write enable/disable password  0xa965 = write enable  0x0000 = write disable					

Publication Release Date: Jun. 18, 2010



## **RTC Frequency Compensation Register (FCR)**

Register	Address	R/W	Description	Reset Value
FCR	0xB800_4008	R/W	Frequency Compensation Register	0x0000_0700

					1///		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			RESE	RVED		200	22
15	14	13	12	11	10	9	8
	RESE	RVED		FCR_int			
7	6	5	4	3	2	1	0
RESE	RESERVED			FCR	_fra		2/5

Bits		Descriptions							
		FCR [11:8]: Integ	ger part						
		Integer part of detected value	FCR[11:8]	Integer part of detected value	FCR[11:8]				
	FCR_int	32776	1111	32768	0111				
[11:8]		32775	1110	32767	0110				
38X		32774	1101	32766	0101				
		32773	1100	32765	0100				
1/2 - 10		32772	1011	32764	0011				
	P.	32771	1010	32763	0010				
	with the	32770	1001	32762	0001				
7(/)	130×	32769	1000	32761	0000				
[5:0]	FCR_fra	Fraction part Formula: FCR_int = (fraction part of detected value) X 60 Note: Digit in FCR must be expressed as hexadecimal number.							

FCR Calibration	Example 1	Frequency counter measurement: $32773.65Hz$ Integer part: $32773 => FCR [11:8] = 0xc$ Fraction part: $0.65 \times 60 = 39(0x27) => FCR [5:0] = 0x27$
	Example 2	Frequency counter measurement: $32765.27Hz$ Integer part: $32765=>FCR$ [11:8] = 0x4 Fraction part: 0.27 X 60 = 16.2 (0x10) => FCR [5:0] = 0x10

Publication Release Date: Jun. 18, 2010



### RTC Time Loading Register (TLR)

Register	Address	R/W	Description	Reset Value
TLR	0xB800_400C	R/W	Time Loading Register	0x0000_0000

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESEI	RVED	Hi_	hr	Lo_hr				
15	14	13	12	11	10	9	8	
RESERVED	SERVED Hi_min Lo_min				L A			
7	6	5	4	3	2	1	0	
RESERVED	D Hi_sec				Lo_	sec	127 S	

Note: TLR is a BCD digit counter and RTC will not check loaded data.

Bits		Descriptions							
[21:20]	Hi_hr	10 Hour Time Digit							
[19:16]	Lo_hr	1 Hour Time Digit							
[14:12]	Hi_min	10 Min Time Digit							
[11:8]	Lo_min	1 Min Time Digit							
[6:4]	Hi_sec	10 Sec Time Digit							
[3:0]	Lo_sec	1 Sec Time Digit							

Publication Release Date: Jun. 18, 2010



### RTC Calendar Loading Register (CLR)

Register	Address	R/W	Description	Reset Value
CLR	0xB800_4010	R/W	Calendar Loading Register	0x0005_0101

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
	Hi_year				Lo_year			
15	14	13	12	11	10	9	8	
I	RESERVED		Hi_mon	Lo_mon				
7	6	5	4	3	2	1	0	
RESE	RESERVED Hi_day		Lo_day					

Note: CLR is a BCD digit counter and RTC will not check loaded data.

Bits		Descriptions							
[21:20]	Hi_year	10-Year Calendar Digit							
[19:16]	Lo_year	1-Year Calendar Digit							
[14:12]	Hi_mon	10-Month Calendar Digit							
[11:8]	Lo_mon	1-Month Calendar Digit							
[6:4]	Hi_day	10-Day Calendar Digit							
[3:0]	Lo_day	1-Day Calendar Digit							

Publication Release Date: Jun. 18, 2010



### RTC Time Scale Selection Register (TSSR)

Register	Address	R/W	Description	Reset Value
TSSR	0xB800_4014	R/W	Time Scale Selection Register	0x0000_0101

					The state of the s					
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
			RES	ERVED		0	30 (0)			
7	6	5	4	3	2	1	0			
RESERVED							24Hr/12Hr			

Bits	Descriptions								
	24Hr/12Hr	It indicate that TLF 1: select 24-hour t	24-Hour / 12-Hour Mode Selection It indicate that TLR and TAR are in 24-hour mode or 12-hour mode 1: select 24-hour time scale 0: select 12-hour time scale with am and pm indication						
		24-hour time scale	12-hour time scale	24-hour time scale	12-hour time scale				
38		00	12(AM12)	12	32(PM12)				
100		01	01(AM01)	13	21(PM01)				
12 -		02	02(AM02)	14	22(PM02)				
[0]	P	03	03(AM03)	15	23(PM03)				
	26.	04	04(AM04)	16	24(PM04)				
180	X	05	05(AM05)	17	25(PM05)				
1	11 to 10	06	06(AM06)	18	26(PM06)				
	Cont	07	07(AM07)	19	27(PM07)				
	(02, 0)	08	08(AM08)	20	28(PM08)				
	50	09	09(AM09)	21	29(PM09)				
	10 10	10	10(AM10)	22	30(PM10)				
	7	() 11	11(AM11)	23	31(PM11)				

Publication Release Date: Jun. 18, 2010



#### RTC Day of the Week Register (DWR)

Register	Address	R/W	Description	Reset Value
DWR	0xB800_4018	R/W	Day of the Week Register	0x0000_0006

					The state of the s					
31	30	29	28	27	26	25	24			
			(A)	10 A						
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
			RES	ERVED		~	(a) (b)			
7	6	5	4	3	2	1	0			
RESERVED						DWR	The			

Bits	Descriptions						
		Day of the Week R	egister				
		0	Sunday				
		1	Monday				
		2	Tuesday				
[2:0]	DWR	3	Wednesday				
dis		4	Thursday				
		5	Friday				
7		6	Saturday				
175 700	A	•		_			
(X) D	325						

Publication Release Date: Jun. 18, 2010



#### **RTC Time Alarm Register (TAR)**

Register	Address	R/W	Description	Reset Value
TAR	0xB800_401C	R/W	Time Alarm Register	0x0000_0000

31	30	29	28	27	26	25	24
			RESE	RVED	(A)	400	
23	22	21	20	19	18	17	16
RESEI	RVED	Hi_hr_	alarm	Lo_hr_alarm			
15	14	13	12	11	10	9	8
RESERVED	Н	i_min_alar	m		Lo_min	_alarm	100
7	6	5	4	3	2	1	0
RESERVED	Hi_sec_alarm				Lo_sec	_alarm	1000

Notes: TAR is a BCD digit counter and RTC will not check loaded data.

Bits		Descriptions							
[21:20]	Hi_hr_alarm	10 Hour Time Digit							
[19:16]	Lo_hr_alarm	1 Hour Time Digit							
[14:12]	Hi_min_alarm	10 Min Time Digit							
[11:8]	Lo_min_alarm	1 Min Time Digit							
[6:4]	Hi_sec_alarm	10 Sec Time Digit							
[3:0]	Lo_sec_alarm	1 Sec Time Digit							

Publication Release Date: Jun. 18, 2010



#### RTC Calendar Alarm Register (CAR)

Register	Address	R/W	Description	Reset Value
CAR	0xB800_4020	R/W	Calendar Alarm Register	0x0005_0101

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
	Hi_yea	r_alarm		Lo_year_alarm					
15	14	13	12	11	10	9	8		
ı	RESERVED Hi_mon_alarm			Lo_mon_alarm					
7	6	5	4	3	2	1	0		
RESERVED Hi_day		y_alarm		Lo_day	_alarm	3			

Bits		Descriptions						
[21:20]	Hi_year	10-Year Calendar Digit						
[19:16]	Lo_year	1-Year Calendar Digit						
[14:12]	Hi_mon	10-Month Calendar Digit						
[11:8]	Lo_mon	1-Month Calendar Digit						
[6:4]	Hi_day	10-Day Calendar Digit						
[3:0]	Lo_day	1-Day Calendar Digit						

440

Notes: CAR is a BCD digit counter and RTC will not check loaded data.

Publication Release Date: Jun. 18, 2010



### RTC Leap year Indication Register (LIR)

Register	Address	R/W	Description	Reset Value
LIR	0xB800_4024	R	RTC Leap year Indication Register	0x0000_0000
			1100 636	

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
			RES	ERVED		200	0)~			
15	14	13	12	11	10	9	8			
RESERVED										
7	6	5	4	3	2	1	0			
		LIR								

Bits		Descriptions					
		LIR [0]: Real only. Leap year Indication REGISTER					
[0]	LIR	1 : It indicate that this year is leap year 0 : It indicate that this year is not a leap year					

Publication Release Date: Jun. 18, 2010



### RTC Interrupt Enable Register (RIER)

Register	Address	R/W	Description	Reset Value
RIER	0xB800_4028	R/W	RTC Interrupt Enable Register	0x0000_0000

		YI I I I WAS A STATE OF THE STA								
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
			RES	ERVED		250	0.			
15	14	13	12	11	10	9	8			
RESERVED										
7	6	5	4	3	2	1	0			
RESERVED						Tick_int_en	Alarm_int_en			

Bits		Descriptions						
[2]	Wk_en	1 = RTC Power Down wakeup interrupt enable 0 = RTC Power Down wakeup interrupt disable						
[1]	Tick_int_en	1 = RTC Time Tick Interrupt and counter enable 0 = RTC Time Tick Interrupt and counter disable						
[0]	Alarm_int_en	1 = RTC Alarm Interrupt enable 0 = RTC Alarm Interrupt disable						

Publication Release Date: Jun. 18, 2010



### RTC Interrupt Indication Register (RIIR)

Register	Address	R/W	Description	Reset Value
RIER	0xB800_402C	R/C	RTC Interrupt Indication Register	0x0000_0000

					77771	Land.			
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RES	ERVED		200 T	0/~		
15	14	13	12	11	10	9	8		
	RESERVED								
7	6	5	4	3	2	1	0		
RESERVED					Wk_st	Tick_int_st	Alarm_int_st		

Bits		Descriptions								
[2]	Wk_st	<ul> <li>I = It indicates that RTC time alarm and calendar alarm has been activated.         System clock is wakeup from power down mode.</li> <li>It indicates that system clock has been wakeup from power down mode.         Software can clear this bit by writing "1" after RTC wakeup interrupt has occurred.</li> </ul>								
[1]	Tick_int_st	RTC Time Tick Interrupt Indication REGISTER  1 = It indicates that time tick interrupt has been activated.  2 = It indicates that time tick interrupt has never occurred. Software can also clear this bit after RTC interrupt has occur.								
[0]	Alarm_int_st	<ul> <li>RTC Alarm Interrupt Indication REGISTER</li> <li>1 = It indicates that time counter and calendar counter have counted to a specified time recorded in TAR and CAR. RTC alarm interrupt has been activated.</li> <li>0 = It indicates that alarm interrupt has never occurred. Software can also clear this bit after RTC interrupt has occurred.</li> </ul>								
		Publication Release Date: Jun. 18, 2010 443 Revision: A3								



## RTC Time Tick Register (TTR)

Register	Address	R/W	Description	Reset Value
TTR	0xB800_4030	R/C	RTC Time Tick Register	0x0000_0000

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
RESERVED									
7	6	5	4	3	2	1	0		
						TTR	JL		

Bits	Descriptions					
			rupt request Interval to select tick time interrupt request in errupt is as follow:	terval. The		
		TTR[2:0]	Tick Time interrupt interval			
		0	1 sec			
200		1	1/2 sec			
[2:0]	TTR	2	1/4 sec			
1/2	IIK	3	1/8 sec			
	-52	4	1/16 sec			
W.		5	1/32 sec			
16	are I	6	1/64 sec			
	G 12	7	1/128 sec			
		75				
			Publication Release Da 444	ite: Jun. 18, 2010 Revision: A3		



# 6.19 I<sup>2</sup>C Synchronous Serial Interface Controller

 $I^2C$  is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The  $I^2C$  standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Serial, 8-bit oriented bi-directional data transfers can be up to 100 Kb/s in Standard-mode, 400 Kb/s in the Fast-mode, or 3.4 Mb/s in the High-speed mode. Only 100kbps and 400kbps modes are supported directly in this chip.

Data transfer is synchronized to SCL signal between a Master and a Slave with byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP).

The I<sup>2</sup>C Master Core includes the following features:

Compatible with Philips I<sup>2</sup>C standard, support master mode

Multi Master Operation.

Clock stretching and wait state generation.

Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer

Software programmable acknowledge bit.

Arbitration lost interrupt, with automatic transfer cancellation.

Start/Stop/Repeated Start/Acknowledge generation.

Start/Stop/Repeated Start detection.

Bus busy detection.

Supports 7 bit addressing mode.

Fully static synchronous design with one clock domain.

Software mode I<sup>2</sup>C.


Publication Release Date: Jun. 18, 2010




## 6.19.1 I<sup>2</sup>C Protocol

Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address transfer
- 3) Data transfer
- 4) STOP signal generation




Data transfer on the I<sup>2</sup>C-bus



A master-transmitter addressing a slave receiver with a 7-bit address

The transfer direction is not changed



A master reads a slave immediately after the first byte (address)

446

Publication Release Date: Jun. 18, 2010

#### START or Repeated START signal


When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the **S-bit**, is defined as a **HIGH to LOW** transition on the SDA line while SCL is **HIGH**. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is a START signal without first generating a STOP signal. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

The  $I^2C$  core generates a START signal when the START bit in the Command Register (CMDR) is set and the READ or WRITE bits are also set. Depending on the current status of the SCL line, a START or Repeated START is generated.

#### STOP signal

The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the **P-bit**, is defined as a **LOW to HIGH** transition on the SDA line while SCL is **HIGH**.



START and STOP conditions

#### Slave Address Transfer

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.

The core treats a Slave Address Transfer as any other write action. Store the slave device's address in the Transmit Register (TxR) and set the WRITE bit. The core will then transfer the slave address on the bus.



The first byte after the START procedure


Publication Release Date: Jun. 18, 2010

#### **Data Transfer**


Once successful slave addressing has been achieved, the data transfer can proceed on a byte-by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a **Not Acknowledge (NACK)**, the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does **Not Acknowledge (NACK)** the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.

To write data to a slave, store the data to be transmitted in the Transmit Register (TxR) and set the WRITE bit. To read data from a slave, set the READ bit. During a transfer the core set the I2C\_TIP flag, indicating that a **Transfer is in Progress**. When the transfer is done the I2C\_TIP flag is cleared, the IF flag is set. And if IE is enabled, then an interrupt generated. The Receive Register (RxR) contains valid data after the IF flag has been set. The software may issue a new write or read command when the I2C\_TIP flag is cleared.



Bit transfer on the I<sup>2</sup>C-bus



Publication Release Date: Jun. 18, 2010



# 6.19.2 I2C Serial Interface Control Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W/C	Description	Reset Value		
	2C Port0 : I2C_BA = 0xB800_6000 2C Port1 : I2C_BA = 0xB800_6100					
CSR	0xB800_6000 0xB800_6100	R/W	Control and Status Register	0x0000_0000		
DIVIDER	0xB800_6004 0xB800_6104	R/W	Clock Pre-scale Register	0x0000_0000		
CMDR	0xB800_6008 0xB800_6108	R/W	Command Register	0x0000_0000		
SWR	0xB800_600C 0xB800_610C	R/W	Software Mode Control Register	0x0000_003F		
RxR	0xB800_6010 0xB800_6110	R	Data Receive Register	0x0000_0000		
TxR	0xB800_6014 0xB800_6114	R/W	Data Transmit Register	0x0000_0000		

NOTE: The reset value of SWR is 0x3F only when SCR, SDR and SER are connected to pull high resistor.

Publication Release Date: Jun. 18, 2010



### **Control and Status Register (CSR)**

Register	Offset	R/W/C	Description	Reset Value
CSR	0xB800_6000 0xB800_6100	R/W	Control and Status Register	0x0000_0000

					1/21 /12/2		
31	30	29	28	27	26	25	24
Reserved					9(1)2 4)	)	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			I2C_RxACK	12C_BUSY	I2C_AL	I2C_TIP	
7	6	5	4	3	2	1	0
Rese	Reserved Tx_NUM		Reserved	IF	TIE	12C_EN	

Bits	Descriptions	
[31:12]	Reserved	Reserved
[11]	I2C_RxACK	Received Acknowledge From Slave (Read only)  This flag represents acknowledge from the addressed slave.  • 0 = Acknowledge received (ACK).  • 1 = Not acknowledge received (NACK).
[10]	I2C_BUSY	<ul> <li>I<sup>2</sup>C Bus Busy (Read only)</li> <li>0 = After STOP signal detected.</li> <li>1 = After START signal detected.</li> </ul>
[9]	I2C_AL	<ul> <li>Arbitration Lost (Read only)</li> <li>This bit is set when the I<sup>2</sup>C core lost arbitration. Arbitration is lost when:</li> <li>A STOP signal is detected, but no requested.</li> <li>The master drives SDA high, but SDA is low.</li> </ul>
[8]	I2C_TIP	<ul> <li>Transfer In Progress (Read only)</li> <li>0 = Transfer complete.</li> <li>1 = Transferring data.</li> <li>NOTE: When a transfer is in progress, you will not allow writing to any register of the I<sup>2</sup>C master core except SWR.</li> </ul>

Publication Release Date: Jun. 18, 2010



		Transmit Byte Counts
55.43		These two bits represent how many bytes are remained to transmit. When a byte has been transmitted, the $Tx\_NUM$ will decrease 1 until all bytes are transmitted ( $Tx\_NUM = 0x0$ ) or NACK received from slave. Then the interrupt signal will assert if IE was set.
[5:4]	Tx_NUM	0x0 = Only one byte is left for transmission.
		0x1 = Two bytes are left to for transmission.
		0x2 = Three bytes are left for transmission.
		0x3 = Four bytes are left for transmission.
[3]	Reserved	Reserved
		Interrupt Flag
	IF	The Interrupt Flag is set when:
		Transfer has been completed.
[2]		<ul> <li>Transfer has not been completed, but slave responded NACK (in multi- byte transmit mode).</li> </ul>
		Arbitration is lost.
		NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
		Interrupt Enable
[1]	IE	• $0 = $ <b>Disable</b> $I^2C$ Interrupt.
		• 1 = <b>Enable</b> I <sup>2</sup> C Interrupt.
33.		I <sup>2</sup> C Core Enable
[0]	I2C_EN	• $0 = $ <b>Disable</b> $I^2C$ core, serial bus outputs are controlled by SDW/SCW.
by the		• 1 = <b>Enable</b> $I^2C$ core, serial bus outputs are controlled by $I^2C$ core.

Publication Release Date: Jun. 18, 2010

#### Pre-scale Register (DIVIDER)

Register	Offset	R/W/C	Description	Reset Value
DIVIDER	0xB800_6004 0xB800_6104	R/W	Clock Pre-scale Register	0x0000_0000

					2/ / 1 1 1 1 1 1 1		
31	30	29	28	27	26	25	24
			Rese	rved	"(lp	(C)	
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			DIVIDE	R[15:8]		937 1	2(0)
7	6	5	4	3	2	1	0
			DIVIDE	R[7:0]			200

Bits	Descriptions	
[15:0]	DIVIDER	Clock Pre-scale Register  It is used to pre-scale the SCL clock line. Due to the structure of the $I^2C$ interface, the core uses a 5*SCL clock internally. The pre-scale register must be programmed to this 5*SCL frequency (minus 1). Change the value of the pre-scale register only when the "I2C_EN" bit is cleared. Example: pclk = 32MHz, desired SCL = 100KHz $prescale = \frac{32\ MHz}{5*100\ KHz} - 1 = 63\ (dec\ ) = 3\ F\ (hex\ )$

452

Publication Release Date: Jun. 18, 2010



#### **Command Register (CMDR)**

Register	Offset	R/W/C	Description	Reset Value
CMDR	0xB800_6008 0xB800_6108	R/W	Command Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						3
15	14	13	12	11	10	9	8
	Reserved						1 (0)
7	6	5	4	3	2	1	0
Reserved			START	STOP	READ	WRITE	ACK

**NOTE**: Software can write this register only when I2C EN = 1.

Bits	Descriptions	
[31:5]	Reserved	Reserved
[4]	START	Generate Start Condition  Generate (repeated) start condition on I <sup>2</sup> C bus.
[3]	STOP	Generate Stop Condition $ \mbox{Generate stop condition on } I^2 \mbox{C bus}. $
[2]	READ	Read Data From Slave  Retrieve data from slave.
[1]	WRITE	Write Data To Slave Transmit data to slave.
[0]	ACK	Send Acknowledge To Slave When $I^2C$ behaves as a receiver, sent ACK (ACK = `0') or NACK (ACK = `1') to slave.

NOTE: The START, STOP, READ and WRITE bits are cleared automatically while transfer finished. READ and WRITE cannot be set concurrently.

Publication Release Date: Jun. 18, 2010 Revision: A3

453



#### **Software Mode Register (SWR)**

Register	Offset	R/W/C	Description	Reset Value
SWR	0xB800_600C 0xB800_610C	R/W	Software Mode Control Register	0x0000_003F

31     30     29     28     27     26     25     24       Reserved       23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8									
23 22 21 20 19 18 17 16  Reserved	31	30	31 30 29	28	27	26	25	24	
Reserved									
	23	22	23 22 21	20	19	18	17	16	
15 14 13 12 11 10 9 8	Reserved							31	
	15	14	15 14 13	12	11	10	9	8	
Reserved	0 6								
7 6 5 4 3 2 1 0	7	6	7 6 5	4	3	2	1	0	
Reserved SER SDR SCR SEW SDW SCW	Rese	erved	Reserved SER	SDR	SCR	SEW	SDW	scw	

**NOTE**: This register is used as software mode of  $I^2C$ . Software can read/write this register no matter I2C EN is 0 or 1. But SCL and SDA are controlled by software only when I2C EN = 0.

Bits	Descriptions	
[5]	SER	Serial Interface SDO Status (Read only) 0 = SDO is Low. 1 = SDO is High.
[4]	SDR	Serial Interface SDA Status (Read only) 0 = SDA is Low. 1 = SDA is High.
[3]	SCR	Serial Interface SCK Status (Read only) 0 = SCL is Low. 1 = SCL is High.
[2]	SEW	Serial Interface SDO Output Control 0 = SDO pin is driven Low. 1 = SDO pin is tri-state.
[1]	SDW	Serial Interface SDA Output Control 0 = SDA pin is driven Low. 1 = SDA pin is tri-state.
[0]	scw	Serial Interface SCK Output Control 0 = SCL pin is driven Low. 1 = SCL pin is tri-state.

Publication Release Date: Jun. 18, 2010



#### **Data Receive Register (RxR)**

Register	Offset	R/W/C	Description	Reset Value
RxR	0xB800_6010 0xB800_6110	R	Data Receive Register	0x0000_0000

					2////			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
			Rx[	7:0]			10) 12	

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	Rx	Data Receive Register  The last byte received via $I^2C$ bus will put on this register. The $I^2C$ core only used 8-bit receive buffer.

455

Publication Release Date: Jun. 18, 2010



#### Data Transmit Register (TxR)

Register	Offset	R/W/C	Description	Reset Value
TxR	0xB800_6014 0xB800_6114	R/W	Data Transmit Register	0x0000_0000

					N/101 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
31	30	29	28	27	26	25	24	
Tx[31:24]								
23	22	21	20	19	18	17	16	
Tx[23:16]								
15	14	13	12	11	10	9	8	
Tx[15:8]								
7	6	5	4	3	2	1	0	
Tx[7:0]					~	(0)		

Bits	Descriptions	
		Data Transmit Register
[24.0]	_	The $I^2C$ core used 32-bit transmit buffer and provide multi-byte transmit function. Set CSR [Tx_NUM] to a value that you want to transmit. $I^2C$ core will always issue a transfer from the highest byte first. For example, if CSR [Tx_NUM] = 0x3, Tx [31:24] will be transmitted first, then Tx [23:16], and so on.
[31:0]	Tx	In case of a data transfer, all bits will be treated as data.
		In case of a slave address transfer, the first 7 bits will be treated as 7-bit address and the LSB represent the R/W bit. In this case,
332		LSB = 1, reading from slave
		LSB = 0, writing to slave

Publication Release Date: Jun. 18, 2010



## 6.20 Universal Serial Interface Controller (USI)

The USI is a synchronous serial interface performs a serial-to-parallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from CPU. This interface can drive one external peripheral and is seen as the master. It can generate an interrupt signal when data transfer is finished and can be cleared by writing 1 to the interrupt flag. The active level of device/slave select signal can be chosen to low active or high active, which depends on the peripheral it's connected. Writing a divisor into DIVIDER register can program the frequency of serial clock output. This master core contains four 32-bit transmit/receive buffers, and can provide burst mode operation. The maximum bits can be transmitted/received is 32 bits, and can transmit/receive data up to four times successive.

The USI (MICROWIRE/SPI) Master Core includes the following features:

Support MICROWIRE/SPI master mode

Full duplex synchronous serial data transfer

Variable length of transfer word up to 32 bits

Provide burst mode operation, transmit/receive can be executed up to four times in one transfer

MSB or LSB first data transfer


Rx and Tx on both rising and falling edge of serial clock independently

Fully static synchronous design with one clock domain

Publication Release Date: Jun. 18, 2010


## 6.20.1 USI Timing Diagram

The timing diagram of USI is shown as following.



$$\begin{split} & \texttt{CNTRL[LSB]=0, CNTRL[Tx\_NUM]=0x0, CNTRL[Tx\_BIT\_LEN]=0x08,} \\ & \texttt{CNTRL[Tx\_NEG]=1, CNTRL[Rx\_NEG]=0, SSR[SS\_LVL]=0} \end{split}$$

#### **USI Timing**



$$\begin{split} & \texttt{CNTRL[LSB]=1, CNTRL[Tx\_NUM]=0x0, CNTRL[Tx\_BIT\_LEN]=0x08,} \\ & \texttt{CNTRL[Tx\_NEG]=0, CNTRL[Rx\_NEG]=1, SSR[SS\_LVL]=0} \end{split}$$

**Alternate Phase SCLK Clock Timing** 

Publication Release Date: Jun. 18, 2010



# 6.20.2 USI Control Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value				
USI_BA = 0xI	USI_BA = 0xB800_6200							
CNTRL	0xB800_6200	R/W	Control and Status Register	0x0000_0004				
DIVIDER	0xB800_6204	R/W	Clock Divider Register	0x0000_0000				
SSR	0xB800_6208	R/W	Slave Select Register	0x0000_0000				
Reserved	0xB800_620C	N/A	Reserved	N/A				
Rx0	0xB800_6210	R	Data Receive Register 0	0x0000_0000				
Rx1	0xB800_6214	R	Data Receive Register 1	0x0000_0000				
Rx2	0xB800_6218	R	Data Receive Register 2	0x0000_0000				
Rx3	0xB800_621C	R	Data Receive Register 3	0x0000_0000				
Tx0	0xB800_6210	W	Data Transmit Register 0	0x0000_0000				
Tx1	0xB800_6214	W	Data Transmit Register 1	0x0000_0000				
Tx2	0xB800_6218	W	Data Transmit Register 2	0x0000_0000				
Tx3	0xB800_621C	W	Data Transmit Register 3	0x0000_0000				

459

NOTE 1: When software programs CNTRL, the GO\_BUSY bit should be written last.

Publication Release Date: Jun. 18, 2010



## **Control and Status Register (CNTRL)**

Register	Offset	R/W	Description	Reset Value
CNTRL	0xB800_6200	R/W	Control and Status Register	0x0000_0004

				TO	A STATE OF THE STA		
31	30	29	28	27	26	25	24
CLK_POL				(m) (			
23	22	21	20	19	18	17	16
Reserved				20	CIE	IF	
15	14	13	12	11	10	9	8
SLEEP Reser				Reserved	LSB	Tx_NUM	
7	6	5	4	3	2	1	0
Tx_BIT_LEN			Tx_NEG	Rx_NEG	GO_BUSY		

Bits	Descriptions	
[31]	CLK_POL	Clock Polarity  0 = Normal polarity.  1 = Reverse polarity.
[17]	IE	Interrupt Enable  0 = Disable USI Interrupt.  1 = Enable USI Interrupt.
[16]	IF	<ul> <li>Interrupt Flag</li> <li>0 = It indicates that the transfer dose not finish yet.</li> <li>1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.</li> <li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li> </ul>
[15:12]	SLEEP	Suspend Interval  These four bits provide the configuration of suspend interval between two successive transmit/receive in a transfer. The default value is 0x0. When CNTRL [Tx_NUM] = 00, setting this field has no effect on transfer. The desired interval is obtained according to the following equation (from the last falling edge of current sclk to the first rising edge of next sclk):  (CNTRL[SLEEP] + 2)*period of SCLK  SLEEP = 0x0 2 SCLK clock cycle  SLEEP = 0xf 17 SCLK clock cycle

Publication Release Date: Jun. 18, 2010



		Send LSB First
[10]	LSB	0 = The MSB is transmitted/received first (which bit in TxX/RxX register that is depends on the Tx_BIT_LEN field in the CNTRL register).
[10]	LSB	1 = The LSB is sent first on the line (bit TxX [0]), and the first bit received from the line will be put in the LSB position in the Rx register (bit RxX [0]).
		Transmit/Receive Numbers
		This field specifies how many transmit/receive numbers should be executed in one transfer.
[9:8]	Tx_NUM	00 = Only one transmit/receive will be executed in one transfer.
[5.0]	<u>_</u>	01 = Two successive transmit/receive will be executed in one transfer.
		10 = Three successive transmit/receive will be executed in one transfer.
		11 = Four successive transmit/receive will be executed in one transfer.
		Transmit Bit Length
	Tx_BIT_LEN	This field specifies how many bits are transmitted in one transmit/receive. Up to 32 bits can be transmitted.
		Tx_BIT_LEN = 0x01 1 bit
[7:3]		$Tx_BIT_LEN = 0x02 \dots 2 bits$
		$Tx_BIT_LEN = 0x1f 31 bits$
		$Tx_BIT_LEN = 0x00 32 bits$
38		Transmit On Negative Edge
[2]	Tx_NEG	0 = The mw_so_o signal is changed on the rising edge of mw_sclk_o.
		1 = The mw_so_o signal is changed on the falling edge of mw_sclk_o.
(A)	200	Receive On Negative Edge
[1]	Rx_NEG	0 = The mw_si_i signal is latched on the rising edge of mw_sclk_o.
	10 ST	1 = The mw_si_i signal is latched on the falling edge of mw_sclk_o.
	(1) (1)	Go and Busy Status
	572 (	0 = Writing 0 to this bit has no effect.
[0]	GO_BUSY	1 = Writing 1 to this bit starts the transfer. This bit remains set during the transfer and is automatically cleared after transfer finished.
	- 3	NOTE: All registers should be set before writing 1 to the GO_BUSY bit in the CNTRL register. When a transfer is in progress, writing to any register of the USI master core has no effect.

Publication Release Date: Jun. 18, 2010



#### **Divider Register (DIVIDER)**

Register	Offset	R/W	Description	Reset Value
DIVIDER	0xB800_6204	R/W	Clock Divider Register	0x0000_0000

				77.4	CANAL AND A SE		
31	30	29	28	27	26	25	24
			Rese	erved	-(m)		
23	22	21	20	19	18	17	16
			Rese	erved	50	2	
15	14	13	12	11	10	9	8
			DIVIDE	R[15:8]		20 (	0
7	6	5	4	3	2	1	0
			DIVIDE	ER[7:0]		9.0	1

Bits	Descriptions	
[15:0]	DIVIDER	Clock Divider Register  The value in this field is the frequency divider of the system clock pclk to generate the serial clock on the output mw_sclk_o. The desired frequency is obtained according to the following equation: $f_{sclk} = \frac{f_{pclk}}{(DIVIDER+1)*2}$ NOTE: Suggest DIVIDER should be at least 1.

462

Publication Release Date: Jun. 18, 2010



#### **Slave Select Register (SSR)**

Register	Offset	R/W	Description	Reset Value
SSR	0xB800_6208	R/W	Slave Select Register	0x0000_0000

				77	A VIII A A PROPERTY		
31	30	29	28	27	26	25	24
			Rese	rved	(m) (	7	
23	22	21	20	19	18	17	16
			Rese	rved	20	SA	
15	14	13	12	11	10	9	8
			Rese	rved	- 3	- C	0)
7	6	5	4	3	2	1	0
	Rese	erved		ASS	SS_LVL	SSR	[1:0]

Bits	Descriptions	
		Automatic Slave Select
		0 = If this bit is cleared, slave select signals are asserted and de-asserted by setting and clearing related bits in SSR register.
[3]	ASS	1 = If this bit is set, mw_ss_o signals are generated automatically. It means that device/slave select signal, which is set in SSR register is asserted by the USI controller when transmit/receive is started by setting CNTRL [GO_BUSY], and is de-asserted after every transmit/receive is finished.
	SS_LVL	Slave Select Active Level
		It defines the active level of device/slave select signal (mw_ss_o).
[2]		0 = the mw_ss_o slave select signal is active <b>Low</b> .
100		1 = the mw_ss_o slave select signal is active <b>High</b> .
11100	SSR	Slave Select Register  If SSR[ASS] bit is cleared, writing 1 to any bit location of this field sets the proper mw_ss_o line to an active state and writing 0 sets the line back to inactive state.
[1:0]		If SSR[ASS] bit is set, writing 1 to any bit location of this field will select appropriate mw_ss_o line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of mw_ss_o is specified in SSR [SS_LVL]).
		<b>NOTE</b> : This interface can only drive one device/slave at a given time. Therefore, the slave select of the selected device must be set to its active level before starting any read or write transfer.

Publication Release Date: Jun. 18, 2010



Data Receive Register 0 (Rx0)

Data Receive Register 1 (Rx1)

Data Receive Register 2 (Rx2)

Data Receive Register 3 (Rx3)

Register	Offset	R/W	Description	Reset Value
Rx0	0xB800_6210	R	Data Receive Register 0	0x0000_0000
Rx1	0xB800_6214	R	Data Receive Register 1	0x0000_0000
Rx2	0xB800_6218	R	Data Receive Register 2	0x0000_0000
Rx3	0xB800_621C	R	Data Receive Register 3	0x0000_0000

31	30	29	28	27	26	25	24		
	Rx[31:24]								
23	22	21	20	19	18	17	16		
			Rx[2	3:16]					
15	14	13	12	11	10	9	8		
	Rx[15:8]								
7	6	5	4	3	2	1	0		
		•	Rx[	7:0]					

Bits	Descriptions	
300		Data Receive Register
[31:0]	Rx	The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL [Tx_BIT_LEN] is set to 0x08 and CNTRL [Tx_NUM] is set to 0x0, bit Rx0 [7:0] holds the received data.
	A. A.	<b>NOTE</b> : The Data Receive Registers are <b>read only</b> registers. A Write to these registers will actually modify the Data Transmit Registers because those registers share the same FFs.

Publication Release Date: Jun. 18, 2010



Data Transmit Register 0 (Tx0)

Data Transmit Register 1 (Tx1)

Data Transmit Register 2 (Tx2)

Data Transmit Register 3 (Tx3)

Register	Offset	R/W	Description	Reset Value
Tx0	0xB800_6210	W	Data Transmit Register 0	0x0000_0000
Tx1	0xB800_6214	W	Data Transmit Register 1	0x0000_0000
Tx2	0xB800_6218	W	Data Transmit Register 2	0x0000_0000
Tx3	0xB800_621C	W	Data Transmit Register 3	0x0000_0000

31	30	29	28	27	26	25	24	
Tx[31:24]								
23	22	21	20	19	18	17	16	
Tx[23:16]								
15	14	13	12	11	10	9	8	
Tx[15:8]								
7	6	5	4	3	2	1	0	
Tx[7:0]								

Bits	Descriptions	
abs.		Data Transmit Register
[31:0]	Тх	The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL [Tx_BIT_LEN] is set to 0x08 and the CNTRL [Tx_NUM] is set to 0x0, the bit Tx0 [7:0] will be transmitted in next transfer. If CNTRL [Tx_BIT_LEN] is set to 0x00 and CNTRL [Tx_NUM] is set to 0x3, the core will perform four 32-bit transmit/receive successive using the same setting (the order is Tx0 [31:0], Tx1 [31:0], Tx2 [31:0], Tx3 [31:0]).
	S. C. S. C.	<b>NOTE</b> : The RxX and TxX registers share the same flip-flops, which mean that what is received from the input data line in one transfer will be transmitted on the output data line in the next transfer if no write access to the TxX register is executed between the transfers.

Publication Release Date: Jun. 18, 2010

## 6.21 Pulse Width Modulation (PWM)

This Controller includes 4 channels PWM Timers. They can be divided into two groups. Each group has 1 Prescalar, 1 clock divider, 2 clock selectors, 2 16-bit counters, 2 16-bit comparators, 1 Dead-Zone generator. They are all driven by APB system clock (PCLK) in chip. Each channel can be used as a timer and issue interrupt independently.

Two channels PWM Timers in one group share the same pre-scalar. Clock divider provides each channel with 5 clock sources (1, 1/2, 1/4, 1/8, 1/16). Each channel receives its own clock signal from clock divider which receives clock from 8-bit pre-scalar. The 16-bit counter in each channel receive clock signal from clock selector and can be used to handle one PWM period. The 16-bit comparator compares number in counter with threshold number in register loaded previously to generate PWM duty cycle. The clock signal from clock divider is called PWM clock. Dead-Zone generator utilize PWM clock as clock source. Once Dead-Zone generator is enabled, output of two PWM timers in one group is blocked. Two output pin are all used as Dead-Zone generator output signal to control off-chip power device.

To prevent PWM driving output pin with unsteady waveform, 16-bit counter and 16-bit comparator are implemented with double buffering feature. User can feel free to write data to counter buffer register and comparator buffer register without generating glitch. When 16-bit down counter reaches zero, the interrupt request is generated to inform CPU that time is up. When counter reaches zero, if counter is set as toggle mode, it is reloaded automatically and start to generate next cycle. User can set counter as one-shot mode instead of toggle mode. If counter is set as one-shot mode, counter will stop and generate one interrupt request when it reaches zero. The value of comparator is used for pulse width modulation. The counter control logic changes the output level when down-counter value matches the value of compare register.


#### The PWM Timer features are shown as below:

- Two 8-bit pre-scalars and two clock dividers
- Four clock selectors
- Four 16-bit counters and four 16-bit comparators
- Two Dead-Zone generator

Publication Release Date: Jun. 18, 2010

### 6.21.1 Basic Timer Operation

**Basic Timer operation** 



## 6.21.2 PWM Double Buffering and Reload Automatically

The PWM Timers have a double buffering function, enabling the reload value changed for next timer operation without stopping current timer operation. Although new timer value is set, current timer operation still operate successfully.


The counter value can be written into PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 and current counter value can be read from PWM\_PDR0, PWM\_PDR1, PWM\_PDR2, PWM\_PDR3.

The auto-reload operation copies from PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 to down-counter when down-counter reaches zero. If PWM\_CNR0~3 are set as zero, counter will be halt when counter count to zero. If auto-reload bit is set as zero, counter will be stopped immediately.

Publication Release Date: Jun. 18, 2010



#### **PWM** double buffering




468

Publication Release Date: Jun. 18, 2010

# 6.21.3 Modulate Duty Ratio

The double buffering function allows PWM\_CMR written at any point in current cycle. The loaded value will take effect from next cycle.


#### Modulate PWM controller ouput duty ratio(PWM\_CNR = 150)



# 6.21.4 Dead Zone Generator

The PWM Controller is implemented with Dead Zone generator. They are built for power device protection. This function enables generation of a programmable time gap at the rising of PWM output waveform. User can program PWM\_PPR [31:24] and PWM\_PPR [23:16] to determine the Dead Zone interval.

#### **Dead zone generator operation**



Publication Release Date: Jun. 18, 2010



# 6.21.5 PWM Timer Start procedure

- 1. Setup clock selector (PWM\_CSR)
- 2. Setup pre-scalar & dead zone interval (PWM\_PPR)
- 3. Setup inverter on/off, dead zone generator on/off, toggle mode /one-shot mode, and PWM Timer off. (PWM\_PCR)
- 4. Setup comparator register (PWM\_CMR)
- 5. Setup counter register (PWM CNR)
- 6. Setup interrupt enable register (PWM\_PIER)
- 7. Enable PWM Timer (PWM\_PCR)

## **6.21.6** PWM Timer Stop procedure

- **Method 1:** Set 16-bit down counter (PWM\_CNR) as 0, and monitor PWM\_PDR. When PWM\_PDR reaches to 0, disable PWM Timer (PWM\_PCR). (Recommended)
- Method 2: Set 16-bit down counter (PWM\_CNR) as 0. When interrupt request happen, disable PWM Timer (PWM\_PCR). (Recommended)
- Method 3: Disable PWM Timer directly (PWM\_PCR). (Not recommended)

# 6.21.7 PWM Register Map

Register	Address	R/W	Description	Reset value
PWM_BA =	= 0xB800_7000			
PPR	0xB800_7000	R/W	PWM Pre-scale Register 0	0000_0000
CSR	0xB800_7004	R/W	PWM Clock Select Register	0000_0000
PCR	0xB800_7008	R/W	PWM Control Register	0000_0000
CNRO	0xB800_700C	R/W	PWM Counter Register 0	0000_0000
CMRO	0xB800_7010	R/W	PWM Comparator Register 0	0000_0000
PDRO	0xB800_7014	R	PWM Data Register 0	0000_0000
CNR1	0xB800_7018	R/W	PWM Counter Register 1	0000_0000
CMR1	0xB800_701C	R/W	PWM Comparator Register 1	0000_0000
PDR1	0xB800_7020	R	PWM Data Register 1	0000_0000
CNR2	0xB800_7024	R/W	PWM Counter Register 2	0000_0000
CMR2	0xB800_7028	R/W	PWM Comparator Register 2	0000_0000
PDR2	0xB800_702C	R	PWM Data Register 2	0000_0000
CNR3	0xB800_7030	R/W	PWM Counter Register 3	0000_0000
CMR3	0xB800_7034	R/W	PWM Comparator Register 3	0000_0000
PDR3	0xB800_7038	R	PWM Data Register 3	0000_0000
PIER	0xB800_703C	R/W	PWM Timer Interrupt Enable Register	0000_0000
PHR	0xB800_7040	R/C	PWM Timer Interrupt Identification Register	0000_0000

Publication Release Date: Jun. 18, 2010



# **PWM Pre-Scale Register (PPR)**

Register	Offset	R/W	Description	Reset Value
PPR	0xB800_7000	R/W	PWM Pre-scale Register	0x0000_0000

				75.4	A TYPE A APPRAISA		
31	30	29	28	27	26	25	24
			D	ZL1	(1)		
23	22	21	20	19	18	17	16
			D	ZLO	50	2 00	
15	14	13	12	11	10	9	8
			Pre-S	cale23		200	0)
7	6	5	4	3	2	1	0
			Pre-S	cale01		9.0	100

Bits	Descriptions	
[31:24]	DZL1	Dead Zone Length Register 1. Inserted data range: 255~0. (Unit: One PWM clock cycle) If DZL1=0, then Dead zone length = 0
[23:16]	DZLO	Dead Zone Length Register 0. Inserted data range: 255~0. (Unit: One PWM clock cycle) If DZL0=0, then Dead zone length = 0
[15:8]	Pre-Scale23	Pre-scale register for Channel 2 & 3.  Pre-scale output clock frequency = PCLK / (pre-scale23 + 1)  If PPR=0, then the pre-scale output clock will be stopped.
[7:0]	Pre-Scale01	Pre-scale register for Channel 0 & 1.  Pre-scale output clock frequency = PCLK / (pre-scale01 + 1)  If PPR=0, then the pre-scale output clock will be stopped.

Publication Release Date: Jun. 18, 2010



# **PWM Clock Selector Register (CSR)**

Register	Offset	R/W	Description	Reset Value
CSR	0xB800_7004	R/W	PWM Clock Selector Register (CSR)	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	(0)	00	
23	22	21	20	19	18	17	16
			Rese	erved	17	1/4	
15	14	13	12	11	10	9	8
Reserve d		СНЗ		Reserve d		CH2	27
7	6	5	4	3	2	1	0
Reserve d		CH1		Reserve d		сно	18 N. T.

Bits	Descriptions					
		Channel 3 Clock S Select PWM clock s				
		CH3[14:12]	CH3[14:12] Pre-scale Output Divide by			
[14.10]	0110	100	1			
[14:12]	CH3	011	16			
		010	8			
		001	4			
de		000	2			
[10:8]	CH2	Channel 2 Clock S Select PWM clock s (Table is the same	ource for PWM timer channel 2			
[6:4]	CH1	Channel 1 Clock S Select PWM clock s (Table is the same	ource for PWM timer channel 1			
[2:0]	СНО	Channel O Clock S Select PWM clock s (Table is the same	ource for PWM timer channel 0			

Publication Release Date: Jun. 18, 2010



# **PWM Control Register (PCR)**

Register	Offset	R/W	Description	Reset Value
PCR	0xB800_7008	R/W	PWM Control Register (PCR)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
Reserved				СНЗМОД	CH3INV	Reserve d	CH3EN			
15	14	13	12	11	10	9	8			
CH2MO D	CH2INV	Reserve d	CH2EN	CH1MOD	CH1INV	Reserve d	CH1EN			
7	6	5	4	3	2	1	0			
Reserved DZ1EN		DZ1EN	DZOEN	СНОМОД	CHOINV	Reserve d	CHOEN			

Bits	Descriptions	
[19]	СНЗМОД	Channel 3 Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode
[18]	CH3INV	Channel 3 Inverter ON/OFF  1: Inverter ON  0: Inverter OFF
[16]	CH3EN	Channel 3 Enable/Disable 1: Enable 0: Disable
[15]	CH2MOD	Channel 2 Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode
[14]	CH2INV	Channel 2 Inverter ON/OFF  1: Inverter ON  0: Inverter OFF
[12]	CH2EN	Channel 2 Enable/Disable 1: Enable 0: Disable
[11]	CH1MOD	Channel 1 Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode
[10]	CH1INV	Channel 1 Inverter ON/OFF 1: Inverter ON

Publication Release Date: Jun. 18, 2010



		0: Inverter OFF
[8]	CH1EN	Channel 1 Enable/Disable 1: Enable 0: Disable
[5]	DZ1EN	Dead-Zone 1Generator Enable/Disable  1: Enable  0: Disable
[4]	DZOEN	Dead-Zone 0 Generator Enable/Disable  1: Enable  0: Disable
[3]	CHOMOD	Channel 0 Toggle/One-Shot Mode  1: Toggle Mode  0: One-Shot Mode
[2]	CHOINV	Channel 0 Inverter ON/OFF  1: Inverter ON  0: Inverter OFF
[0]	CHOEN	Channel 0 Enable/Disable  1: Enable  0: Disable

Publication Release Date: Jun. 18, 2010



## **PWM Counter Register 3-0 (CNR3-0)**

Register	Offset	R/W	Description	Reset Value
CNRO	0xB800_700C	R/W	PWM Counter Register 0	0x0000_0000
CNR1	0xB800_7018	R/W	PWM Counter Register 1	0x0000_0000
CNR2	0xB800_7024	R/W	PWM Counter Register 2	0x0000_0000
CNR3	0xB800_7030	R/W	PWM Counter Register 3	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
CNR									
7	6	5	4	3	2	1	0		
	CNR								

Bits	Descriptions	
		PWM Counter/Timer Loaded Value Inserted data range: 65535~0 (Unit: 1 PWM clock cycle)
[15:0]	CNR	Note 1: One PWM cycle width = CNR + 1.  If CNR equal zero, PWM counter/timer will be stopped.  Note 2: Programmer can feel free to write a data to CNR at any time, and it will take effect in next cycle.

Publication Release Date: Jun. 18, 2010



# PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
CMRO	0xB800_7010	R/W	PWM Comparator Register 0	0x0000_0000
CMR1	0xB800_701C	R/W	PWM Comparator Register 1	0x0000_0000
CMR2	0xB800_7028	R/W	PWM Comparator Register 2	0x0000_0000
CMR3	0xB800_7034	R/W	PWM Comparator Register 3	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	CMR								
7	6	5	4	3	2	1	0		
	CMR								

Bits	Descriptions	
[15:0]	CMR	PWM Comparator Register Inserted data range: 65535~0 (Unit: 1 PWM clock cycle) Assumption: PWM output initial: high CMR >= CNR: PWM output is always high CMR < CNR: PWM output high => (CMR + 1) unit CMR = 0: PWM output high => 1 unit

Publication Release Date: Jun. 18, 2010



## PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/W	Description	Reset Value
PDR0	0xB800_7014	R	PWM Data Register 0	0x0000_0000
PDR1	0xB800_7020	R	PWM Data Register 1	0x0000_0000
PDR2	0xB800_702C	R	PWM Data Register 2	0x0000_0000
PDR3	0xB800_7038	R	PWM Data Register 3	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	PDR									
7	6	5	4	3	2	1	0			
	PDR									

Bits	Descriptions	
[15:0]	PDR	PWM Data Register PDR means the PWM counter number.

Publication Release Date: Jun. 18, 2010



# **PWM Interrupt Enable Register (PIER)**

Register	Offset	R/W	Description	Reset Value
PIER	0xB800_703C	R/W	PWM Interrupt Enable Register	0x0000_0000

					13.7			
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved			JAN Y	
7	6	5	4	3	2	1	0	
Reserved			PIER3	PIER2	PIER1	PIERO		

Bits	Descriptions	
[3]	PIER3	PWM Timer Channel 3 Interrupt Enable 1: Enable 0: Disable
[2]	PIER2	PWM Timer Channel 2 Interrupt Enable 1: Enable 0: Disable
[1]	PIER1	PWM Timer Channel 1 Interrupt Enable 1: Enable 0: Disable
[0]	PIERO	PWM Timer Channel 0 Interrupt Enable 1: Enable 0: Disable

Publication Release Date: Jun. 18, 2010



## **PWM Interrupt Indication Register (PIIR)**

Register	Offset	R/W	Description	Reset Value
PIIR	0xB800_7040	R/W	PWM Interrupt Indication Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved		200	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			PHR3	PIIR2	PIIR1	PHRO	

Bits	Descriptions	
[3]	PIIR3	PWM Timer Channel 3 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
[2]	PHR2	PWM Timer Channel 2 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
[1]	PHR1	PWM Timer Channel 1 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
[0]	PIIRO	PWM Timer Channel 0 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
Note: Use	er can clear each	interrupt flag by writing a zero to corresponding bit in PIIR
		Publication Release Date: Jun. 18, 2010 479 Revision: A3

# 6.22 Keypad Interface (KPI)


The Keypad Interface (**KPI**) is an APB slave with 4-row scan output and 8-column scan input. KPI scans an array up to 16x8 with an external 4 to 16 decoder. It can also be programmed to scan 8x8 or 4x8 key array. If the 4x8 array is selected then external decoder is not necessary because the scan signals are driven by chip itself. Any 1 or 2 keys in the array that pressed are de-bounced and encoded. If more than 2 keys are pressed, only the keys or apparent keys in the array with the lowest address will be decoded.

The KPI supports 2-keys scan interrupt and specified 3-keys interrupt or chip reset. If the 3 pressed keys matches with the 3 keys defined in **KPI3KCONF**, it will generate an interrupt or chip reset to nWDOG reset output depend on the **ENRST** setting. The interrupt is generated whenever the scanner detects a key is pressed and then after the key is released. The interrupt conditions are 1 key, or 2 keys and no keys.

This chip provides one keypad connecting in GPIOI interface. Software should set KPSEL bit in KPICONF register to decide the interface is used as keypad connection port.

The keypad interface has the following features:

- maximum 16x8 array
- programmable de-bounce time
- low-power wakeup function supported only for 4x8 array.
- programmable three-key reset



Keypad Interface

Publication Release Date: Jun. 18, 2010 Revision: A3

480



# 6.22.1 Keypad Interface Register Map

Register	Address	R/W	Description	Reset Value
$KPI\_BA = Ox$	B800_8000		Y/A * X	
KPICONF	0xB800_8000	R/W	Keypad controller configuration Register	0x0000_0000
KPI3KCONF	0xB800_8004	R/W	Keypad controller 3-keys configuration register	0x0000_0000
KPILPCONF	0xB800_8008	R/W	Keypad controller low power configuration register	0x0000_0000
KPISTATUS	0xB800_800C	R	Keypad controller status register	0x0000_0000

481

Publication Release Date: Jun. 18, 2010



# **Keypad Controller Configuration Register (KPICONF)**

Register	Address	R/W	Description	Reset Value
KPICONF	0xB800_8000	R/O	Keypad configuration register	0x0000_0000

24				
16				
8				
0				
PRESCALE				
1				

Bits	Descriptions					
[19]	KPSEL	<b>Keypad Select</b> This chip provides GPIOI interfaces for keypad function. Software should set this bit to 1 to select GPIOI interface as keypad matrix.				
[18]	ENKP	Eeypad Scan Enable etting this bit high enable the key scan function. = Enable keypad scan = Disable keypad scan				
[17:16]	KSIZE	KSIZE Key array size  00 4x8, 3x8, 2x8, 1x8  01 8x8, 7x8, 6x8, 5x8  1x 16x8, 15x8, 14x8, 13x8, 12x8, 11x8, 10x8, 9x8				
[15:8]	DBTC	De-bounce Terminal Count  De-bounce counter counts the number of consecutive scans that decoded the same keys. When de-bounce counter is equal to terminal counter, it will generate a key scan interrupt.				
[7:0]	PRESCALE	Row Scan Cycle Pre-scale Value  This value is used to pre-scale row scan cycle. The pre-scale counter is clocked by 0.9375MHz clock.  Key array scan time = 1.067us x PRESCALE x16 ROWS  Example scan time for PRESCALE = 0xFA  Scan time = 1.067us x 250 x16 = 4.268ms  If de-bounce terminal count = 0x05, key detection interrupt is fired in approximately 21.34ms.  The array scan time can range from 17.07us to 1.118 sec.				

Publication Release Date: Jun. 18, 2010



# **Keypad Controller 3-keys configuration Register (KPI3KCONF)**

Register	Address	R/W	Description	Reset Value
KPI3KCONF	0xB800_8004	W/R	Three-key configuration register	0x0000_0000

31	30	29	28	27	26	25	24		
		RESER'	(0)	EN3KY	ENRST				
23	22	21	20	19	18	17	16		
RESERVED		K32R				K32C			
15	14	13	12	11	10	9	8		
RESERVED		K31	R	K31C			12		
7	6	5	4	3	2	1	0		
RESERVED	K30R				K30C				

Bits	Descriptions						
[25]	EN3KY		Enable Three-keys Detection Setting this bit enables hardware to detect 3 keys specified by software				
		Enable The Setting this		e <b>set</b> hardware reset when three-key is det	ected		
[24]	ENRST	EN3KY	ENRST	Function			
		0	Х	Three-key function is disable			
		1	0	Generate three-key interrupt			
		1	1	Hardware reset by three-key-reset			
[22:19]	K32R	The #3 Ke	The #3 Key Row Address				
[18:16]	K32C	The #3 Ke	y Column	Address			
[14:11]	K31R	The #2 Ke	y Row Ad	dress			
[10:8]	K31C	The #2 Key Column Address					
[6:3]	K30R	The #1 Ke	The #1 Key Row Address				
[2:0]	K30C	The #1 Ke	y Column	Address			

Publication Release Date: Jun. 18, 2010



# **Keypad Interface Low Power Mode Configuration Register (KPILPCONF)**

Register	Address	R/W	Description	Reset Value
KPILPCOF	0xB800_8008	W/R	Low power configuration register	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			<b>RESERVED</b>		50	COA	WAKE
15	14	13	12	11	10	9	8
			LPW	CEN	0	30	
7	6	5	4	3	2	1	0
RESERVED					LPWF	S CONTRACTOR	

Bits	Descriptions	
[16]	WAKE	Lower Power Wakeup Enable Setting this bit enables low power wakeup 1 = Wakeup enable 0 = Not enable
[15:8]	LPWCEN	Low Power Wakeup Column Enable Enable column[7:0] low power wakeup
[3:0]	LPWR	Low Power Wakeup Row Address Define the row address keys used to wakeup

Publication Release Date: Jun. 18, 2010



# **Key Pad Interface Status Register (KPISTATUS)**


Register	Address	R/W	Description	Reset Value
KPISTATUS	0xB800_800C	R	key pad status register	0x0000_0000

				97.7					
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
RESER	ESERVED INT 3 K R S T PDWAKE			PDWAKE	<b>3KEY</b>	2KEY	1KEY		
15	14	13	12	11	10	9	8		
RESERVED		KEY1	R		1	KEY1C			
7	6	5	4	3	2	1	0		
RESERVED	KEYOR					KEYOC			

Bits	Descriptions	
[21]	INT	<b>Key Interrupt</b> This bit indicates the key scan interrupt is active and that one or two keys have changed status.
[20]	3KRST	3-Keys Reset Flag This bit will be set after 3-keys reset occur.  1 = 3 keys reset 0 = Not reset
[19]	PDWAKE	Power Down Wakeup Flag This flag indicates the chip is wakeup from power down by keypad 1 = Wakeup up by keypad 0 = Not wakeup
[17]	2KEY	Double-key Press This bit indicates that 2 keys have been detected.
[16]	1KEY	Single-key Press This bit indicates that 1 key has been detected.
[14:11]	KEY1R	KEY1 Row Address This value indicates key1 row address
[10:8]	KEY1C	KEY1 Column Address This value indicates key1 column address
[6:3]	KEYOR	KEYO Row Address This value indicates key0 row address
[2:0]	KEYOC	KEY0 Column Address This value indicates key0 column address.

Publication Release Date: Jun. 18, 2010

# 6.22.2 Timing Diagram



16x8 Keypad Scan Timing Diagram

486

Publication Release Date: Jun. 18, 2010



## 6.23 PS2 Host Interface Controller

The PS2 host controller interface is an APB slave consisted of PS2 protocol. It is used to connect to the keyboard or other device through PS2 interface. For example, the keyboard will sends scan codes to the host controller when the key is pressed or released. Besides Scan codes, commands can also be sent to the keyboard from host.

# 6.23.1 PS2 Host Controller Interface Register Map

Register	Address	R/W	Description	Reset Value					
PS2 Port0 : PS2	2BA = 0xB800	_9000	(20)	0)~					
PS2 Port1 : PS2_BA = 0xB800_9100									
PS2CMD	0xB800_9000	R/W	PS2 Host Controller Command Register	0x0000_0000					
	0xB800_9100		- 7	(0) 10					
PS2STS	0xB800_9004	R/W	PS2 Host Controller Status Register	0x0000_0000					
	0xB800_9104			022					
PS2SCANCODE	0xB800_9008	RO	PS2 Host Controller Rx Scan Code Register	0x0000_0000					
	0xB800_9108								
PS2ASCII	0xB800_900C	RO	PS2 Host Controller Rx ASCII Code	0x0000_0000					
	0xB800_910C		Register						

Publication Release Date: Jun. 18, 2010



# **PS2 Host Controller Command Register (PS2CMD)**

Register	Address	R/W	Description	Reset Value
PS2CMD	0xB800_9000 0xB800_9100	R/W	Command register	0x0000_0000

				1.0.1	T- 4-67 4-76				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
RESERVED DWAIT RXROFF RXEOFF TRAP_SHIFT End						EnCMD			
7	6	5	4	3	2	1	0		
PS2CMD									

Bits	Descriptions	
[12]	DWAIT	DATA Line Waiting Mode Register  1: To control the Data line pull low to wait the host read complete at receiving  0: Normal mode; For PS2 bar-code device, this bit is suggested to be 1.
[11]	RXROFF	Receive Released Key Checking OFF Register  1: Do not checking receive released key (0xF0), the interrupt will occur for the released key (0xF0) when this bit is set.  0: Checking receive released key (0xF0), and no interrupt, ASCII and SCAN code for the released key when this bit is clear.  This bit is clear by default. For PS2 mouse device, this bit must set to 1.
[10]	RXEOFF	Receive Extended Key Checking OFF Register  1: Do not checking receive extended key (0xE0), the interrupt will occur for the extended key (0xE0) when this bit is set.  0: Checking receive extended key (0xE0), and no interrupt, ASCII and SCAN code for the released key when this bit is clear.  This bit is clear by default. For PS2 mouse device, this bit must set to 1.
[9]	TRAP_SHIFT	Trap Shift Key Output to Scan Code Register  If the shift key scan code (0x12 0r 0x59) is received by host, software can indicate host whether to update to scan code register or not. No ASCII or SCAN codes will be reported for the shift keys if this bit is set. In this condition, host will only report the shift keys at the Rx_shift_key bit of Status register and no interrupt will occur for the shift keys. This is useful for those who wish to use the ASCII data stream and don't want to "manually" filter out the shift key codes. This bit is clear by default. For PS2 mouse device, this bit must clear to 0.
[8]	EnCMD	Enable write PS2 Host Controller Commands This bit enables the write function of Host controller command to device. Set this bit will start the write process of PS2CMD content and hardware will automatically clear this bit while write process is finished.
[7:0]	PS2CMD	PS2 Host Controller Commands

Publication Release Date: Jun. 18, 2010

	This command filed is sent by the Host to the Keyboard. The most common
	command would be the setting/resetting of the Status Indicators (i.e. the Num
	lock, Caps Lock & Scroll Lock LEDs).

489

Publication Release Date: Jun. 18, 2010



# **PS2 Host Controller Status Register (PS2STS)**

Register	Address	R/W	Description	Reset Value
PS2STS	0xB800_9004 0xB800_9104	R/W	Status register	0x0000_0000

				1. (0)	VI				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
RESERVED									
7	6	5	4	3	2	1	0		
RESER	VED	Tx_err	Tx_IRQ	RESER	VED	Rx_2bytes	Rx_IRQ		

Bits	Descriptions	
[5]	Tx_err	Transmit Error Status This bit indicates software that device doesn't response ACK after Host wrote a command to it. This bit is valid when Tx_IRQ is asserted. It will automatically reset after software starts next command writing process. If software writes one to this bit, it also can be clear.
[4]	Tx_IRQ	Transmit Complete Interrupt This bit indicates software that the process of Host controller writing command to device is finished. Software needs to write one to this bit to clear this interrupt.
[1]	Rx_2bytes	Receive 2 Bytes Flag This bit indicates software that Host controller receives two byte data from device. The second data are stored at the high byte of PS2_SCANCODE register. This bit is valid when Rx_IRQ is asserted, and is read only.
[0]	Rx_IRQ	Receive Interrupt This bit indicates software that Host controller receives one byte data from device. This data is stored at PS2_SCANCODE register. Software needs to write one to this bit to clear this interrupt after reading receiving data in Rx_SCAN_CODE register.
		Publication Release Date: Jun. 18, 2010 490 Revision: A3



# PS2 Host Controller Rx Scan Code Register (PS2SCANCODE)

Register	Address	R/W	Description	Reset Value	
PS2SCANCODE	0xB800_9008 0xB800_9108	R/W	Keypad control Rx Scan Code Register	0x0000_0000	

					0.37 4.674.36		
31	30	29	28	27	26	25	24
	R	ESERVED			Rx_shift_key2	Rx_release2	Rx_extend2
23	22	21	20	19	18	17	16
			Rx_SCA	N_CODE2	5%	Co	
15	14	13	12	11	10	9	8
	RESERVED					Rx_release	Rx_extend
7	6	5	4	3	2	1	0
			Rx_SC	N_CODE		(0)	

Bits	Descriptions				
[26]	Rx_shift_key2	Second Receive Shift Key This bit indicates that second left or right shift key on the keyboard is hold. This bit is read only and will clear by host when the release shift key codes are received.			
[25]	Rx_release2	Second Receive Released Byte When one key has been released, the keyboard will send F0 (hex) to inform Host controller. This bit indicates software that Host controller receives release byte (F0). This bit is read only and will update when host has received next data byte. This bit is valid when the Rx_2bytes flag is active.			
[24]	Rx_extend2	Second Receive Extend Byte A handful of the keys on keyboard are extended keys and thus require two more scan code. These keys are preceded by an E0 (hex). This bit indicates software that Host controller receives extended byte (E0). This bit is read only and will update when host has received next data byte. This bit is valid when the Rx_2bytes flag is active.			
[23:16]	Rx_SCAN_CODE 2	PS2 Host Controller Received the second Data Field This field stores the original second data content transmitted from device. This filed is valid when Rx_IRQ is asserted. Note that host will not report "Extend" or "Release" scan code to this field and not generate interrupt if they are received by host, i.e. 0xE0 and 0xF0. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register. This byte is valid when the Rx_2bytes flag is active.			
[10]	Rx_shift_key	Receive Shift Key This bit indicates that left or right shift key on the keyboard is hold. This bit is read only and will clear by host when the release shift key codes are received.			

Publication Release Date: Jun. 18, 2010

[9]	Rx_release	Receive Released Byte When one key has been released, the keyboard will send F0 (hex) to inform Host controller. This bit indicates software that Host controller receives release byte (F0). This bit is read only and will update when host has received next data byte.
[8]	Rx_extend	Receive Extend Byte A handful of the keys on keyboard are extended keys and thus require two more scan code. These keys are preceded by an E0 (hex). This bit indicates software that Host controller receives extended byte (E0). This bit is read only and will update when host has received next data byte.
[7:0]	Rx_SCAN_CODE	PS2 Host Controller Received Data Field This field stores the original data content transmitted from device. This filed is valid when Rx_IRQ is asserted. Note that host will not report "Extend" or "Release" scan code to this field and not generate interrupt if they are received by host, i.e. 0xE0 and 0xF0. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register.

Publication Release Date: Jun. 18, 2010



## PS2 Host Controller Rx ASCII Code Register (PS2ASCII)

Register	Address	R/W	Description	Reset Value
PS2ASCII	0xB800_900C 0xB800_910C	R/W	PS2 Host controller Rx ASCII Code Register	0x0000_0000

31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
	Rx_ASCII_CODE 2								
7	6	5	4	3	2	1	0		
			Rx_ASCI	I_CODE		(0)			

Bits	Descriptions	
[15:8]	Rx_ASCII_CODE 2	PS2 Host Controller Received the Second Data Filed This field stores the second ASCII data content transmitted from device. Therefore, this part translates the scan code into an ASCII value. It will be read as 0x2E when there is no ASCII code mapped to the scan code stored in Rx_SCAN_CODE register. This filed is valid when Rx_IRQ is asserted and the Rx_2bytes flag is active.  (* This ASCII code has to refer the Receive_Shift_Key2 flag in PS2SCANCODE register)
[7:0]	Rx_ASCII_CODE	PS2 Host Controller Received Data Filed This field stores the ASCII data content transmitted from device. Therefore, this part translates the scan code into an ASCII value. It will be read as 0x2E when there is no ASCII code mapped to the scan code stored in Rx_SCAN_CODE register. This filed is valid when Rx_IRQ is asserted.  (* This ASCII code has to refer the Receive_Shift_Key flag in PS2SCANCODE register)

Publication Release Date: Jun. 18, 2010

# 6.24 Analog to Digital Converter (ADC)

The 10-bit analog to digital converter (ADC) in this chip is a successive approximation type ADC with 8-channel inputs. The power down mode is also supported in the ADC.

The touch screen interfaces are supported in this chip, it contains 4-wire, 5-wire and 8-wire analog resistive touch screen. The four switches to bias XP, XM, YP, and YM are embedded in this chip. The CPU could access the ADC control register by APB bus, and the ADC output an interrupt signal to AIC to represent the completion of conversion.

Beside the 10-bit ADC, a 4 levels voltage detector is included in this chip. The detector result is independent with power supply, and it could give the system a warning signal when battery voltage is lower than an absolute reference voltage.

#### **Features**


- Power supply voltage: 3.3V
- Analog input voltage range: 0 3.3 volts
- Touch screen semi-auto/auto conversion modes supported
- Waiting for trigger mode supports
- Standby mode supports
- 4-level voltage detector

Publication Release Date: Jun. 18, 2010

#### 6.24.1 Interface to Touch Screen

The touch screen control logic and the switch box could control the 4-wire, 5-wire and 8-wire type touch screen. The following figures show the interface for 4-wire, 5-wire and 8-wire touch screen respectively. Note that, the four switches to bias XP, XM, YP, and YM have conduction resistance under 5 ohm. And the pull up PMOS have 200K ohm typically.


#### The interface for 4-wire touch screen



Publication Release Date: Jun. 18, 2010




#### The interface for 5-wire touch screen



Publication Release Date: Jun. 18, 2010 Revision: A3

496

#### The interface for 8-wire touch screen



# 6.24.2 Waiting for Trigger Mode

This chip also supports the waiting for trigger mode in the touch screen control logic. In the 4-wire touch screen, when in waiting for trigger mode, the YM is connected to AVSS, XP is pulled high by a weak pull high PMOS, when the Stylus is down on the touch screen panel, Vin6 will receive a falling edge, then a active signal will be generated in INT output signal.

In the 5-wire touch screen, in the waiting for trigger mode, the YM is connected to AVSS, and the Sense will be pulled high. Vin6 also be in charge to detect the falling edge in this type of touch screen. The waiting for trigger mode for 8-wire touch screen is same as 4-wire.

Publication Release Date: Jun. 18, 2010



#### 6.24.3 Interface Modes for Touch Screen

There are three control modes for ADC, normal conversion mode, semi-auto conversion mode, and auto conversion mode.

The normal conversion mode is for general purpose ADC, user could use the control register to control the 8 to 1 MUX to select analog input channel, start to conversion, wait interrupt or polling flag to confirm conversion finished, then to read the digital data. The semi-auto conversion mode and auto conversion mode are designed for touch screen. When the semi-auto conversion mode is proposed, the following procedures need to be followed.

- a. Write the control register to start X-position detection. When starting detection, the proper switches will be enabled in switch box.
- b. Waiting interrupt or polling status flag to confirm X-position is detected.
- c. Write the control register to start Y-position detection. In the same way, the proper switches will be enabled in switch box.
- d. Waiting interrupt or polling status flag to confirm Y-position id detected.
- e. Read the X-position and Y-position in control registers.


When the auto conversion mode is proposed, X-position and Y-position will be detected sequentially, the user could wait interrupt or polling status flag to confirm the detection finished, then to read the X-position and Y-position data in control register.

498

Publication Release Date: Jun. 18, 2010

# 6.24.4 Voltage detector

The architecture of the voltage detector is shown as in the following figure.



By control the switch sw1, sw2, sw3 and sw4, to select the voltage V1, V2, V3 or V4 to be compared to reference voltage which will not be influenced by supply voltage or temperature.

Publication Release Date: Jun. 18, 2010



# 6.24.5 ADC Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value			
ADC_BA = 0xE	ADC_BA = 0xB800_A000						
ADC_CON	0xB800_A000	R/W	ADC control register	0x0000_0000			
ADC_TSC	0xB800_A004	R/W	Touch screen control register	0x0000_0000			
ADC_DLY	0xB800_A008	R/W	ADC delay register	0x0000_0000			
ADC_XDATA	0xB800_A00C	R	ADC XDATA register	0x0000_0000			
ADC_YDATA	0xB800_A010	R	ADC YDATA register	0x0000_0000			
LV_CON	0xB800_A014	R/W	Low Voltage Detector Control register	0x0000_0000			
LV_STS	0xB800_A018	R	Low Voltage Detector Status register	0x0000_0000			

500

Publication Release Date: Jun. 18, 2010



# ADC Control Register (ADC\_CON)

Register	Address	R/W	Description	Reset Value
ADC_CON	0xB800_A000	R/W	ADC control register	0x0000_0000

				1.0.3	The second second		
31	30	29	28	27	26	25	24
			RESER	VED	412,4	2)	
23	22	21	20	19	18	17	16
WT_INT_EN	LVD_INT_E N	ADC_INT_EN	WT_INT	LVD_INT	ADC_INT	ADC_EN	ADC_RST
15	14	13	12	11	10	9	8
ADC_TS0	C_MODE	ADC_CONV	ADC_REA D_CONV		ADC_MUX	(Qs)	ADC_DIV
7	6	5	4	3	2	1	0
	ADC_DIV						ADC_FINISH

Bits	Descriptions	
5007		Waiting for trigger interrupt enable bit If WT_INT_EN=0, The waiting for trigger interrupt is disable
[23]	WT_INT_EN	If WT_INT_EN=1, The waiting for trigger interrupt is enable
		The WT_INT_EN bit is read/write
		Low voltage detector interrupt enable bit If LVD_INT_EN=0, The LVD interrupt is disable
[22]	LVD_INT_EN	If LVD_INT_EN=1, The LVD interrupt is enable
		The LV_INT_EN bit is read/write
		ADC interrupt enable bit If ADC_INT_EN=0, The ADC interrupt is disable
[21]	ADC_INT_EN	If ADC_INT_EN=1, The ADC interrupt is enable
V/2"	¥	The ADC_INT bit is read/write
7/11/2	120	Waiting for trigger interrupt status bit If WT_INT=0, The waiting for trigger interrupt status is cleared
[20]	WT_INT	If WT_INT=1, The waiting for trigger is in interrupt state
	572 °C.	The WT_INT bit is read/write and clear only, and set by hardware
54.07	Y WALL	Low voltage detector (LVD) interrupt status bit If LV_INT=0, The LVD interrupt status is cleared
[19]	LVD_INT	If LV_INT=1, The LVD is in interrupt state
	793	The LV_INT bit is read/write and clear only, and set by hardware

Publication Release Date: Jun. 18, 2010



		ADC interrupt status bit If ADC_INT=0, The ADC interrupt status is cleared
[18] ADC	_INT	If ADC_INT=1, The ADC is in interrupt state
		The ADC_INT bit is read/write and clear only, and set by hardware
[47]		ADC block enable bit If ADC_EN=0, The ADC block is disable
[17] ADC	_EN	If ADC_EN=1, The ADC block is enable
		The ADC_EN bit is read/write
[16]	DCT	ADC reset control bit  If ADC_RST=1, the ADC block is at reset mode
[16] ADC	_RST	If ADC_RST=0, the ADC block is at normal mode
		The ADC_RST bit is read/write
		The touch screen conversion mode control bits If ADC_TSC_MODE=00, normal conversion mode is selected
	ADC_TSC_MODE	If ADC_TSC_MODE=01, semi-auto conversion mode is selected, and the ADC_CONV bit in ADC_CON register will be ignored
[15:14] ADC_TS		If ADC_TSC_MODE=10, auto conversion mode is selected, and the ADC_CONV bit in ADC_CON register will be ignored
		If ADC_TSC_MODE=11, waiting for trigger mode is selected, and the ADC_CONV bit in ADC_CON register will be ignored
		The ADC_TSC_MODE bits are read/write
		ADC conversion control bit  If ADC_CONV=1, inform ADC to converse, when conversion finished, this bit will be auto clear.
[13] ADC_	ADC_CONV	If ADC_CONV=0, the ADC no action, and this only could be cleared by hardware
1 Mb		The ADC_CONV bit is read/write and could be set only
[12] ADC_RE	AD_CON	This bit control if next conversion start after ADC_XDATA register is read in normal conversion mode.  If ADC_READ_CONV=1, start next conversion after the ADC_XDATA is read, and ignore the ADC_CONV bit.
1121		If ADC_READ_CONV=0, after the ADC_XDATA is read, the ADC no action
20	(V)	The ADC_READ_CONV bit is read/write

Publication Release Date: Jun. 18, 2010



		These bits select ADC input from the 8 analog inputs in normal conversion mode.  ADC_MUX=000, select AIN0			
		ADC_MUX=001, select AIN1			
		ADC_MUX=010, select AIN2			
[11:9]	ADC_MUX	ADC_MUX=011, select AIN3			
[11.7]	712 <u>0 _</u> <u>0</u> /1	ADC_MUX=100, select AIN4			
		ADC_MUX=101, select AIN5			
		ADC_MUX=110, select AIN6			
		ADC_MUX=111, select AIN7			
		The ADC_MUX bits are read/write			
[8:1]	ADC_DIV	The ADC input clock divider. The real ADC operating clock is the input clock divide ((round (ADC_DIV/2) +1)*2), except 1 and 0. When the ADC_DIV is set to 1 or 0, the ADC clock is equal to input clock. For example:  When ADC_DIV = 0/1, ADC clock is input clock;  When ADC_DIV = 2/3, ADC clock is input clock divide 4;  When ADC_DIV = 4/5, ADC clock is input clock divide 6;			
		This bit indicate the ADC is in conversion or not ADC_FINISH=0, the ADC is in conversion			
[0]	ADC_FINISH	ADC_FINISH=1, the ADC is not in conversion			
		The ADC_FINISH bit is read only.			

503

Publication Release Date: Jun. 18, 2010



# Touch screen control register (ADC\_TSC)

Register	Address	R/W	Description	Reset Value
ADC_TSC	0xB800_A004	R/W	Touch screen control register	0x0000_0000

31	30	29	28	27	26	25	24
RESVERED							
23	22	21	20	19	18	17	16
RESVERED							
15	14	13	12	11	10	9	8
RESVERED							ADC_TSC _XY
7	6	5	4	3	2	1	0
ADC_TSC _XP	ADC_TSC_ XM	ADC_TSC_ YP	ADC_TSC _YM	ADC_PU _EN	ADC_TS	C_TYPE	ADC_UD

Bits	Descriptions				
[8]	ADC_TSC_XY	This bit control the X-position or Y-position detection when in semi-auto conversion mode  If ADC_TSC_XY = 0, X-position detection is select  If ADC_TSC_XY = 1, Y-position detection is select  The ADC_TSC_XY bit is read/write			
[7]	ADC_TSC_XP	This bit control the interface to XP of touch screen when in normal conversion mode  If ADC_TSC_XP = 0, XP is tri-state output  If ADC_TSC_XP = 1, XP is connected to AVDD  The ADC_TSC_XP bit is read/write			
[6]	This bit control the interface to XM of touch screen who normal conversion mode  If ADC_TSC_XM = 0, XM is tri-state output  If ADC_TSC_XM = 1, XM is connected to AVSS  The ADC_TSC_XM bit is read/write				
[5]	ADC_TSC_YP	This bit control the interface to YP of touch screen when in normal conversion mode  If ADC_TSC_YP = 0, YP is tri-state output  If ADC_TSC_YP = 1, YP is connected to AVDD  The ADC_TSC_YP bit is read/write			

Publication Release Date: Jun. 18, 2010



[4]	ADC_TSC_YM	This bit control the interface to YM of touch screen when in normal conversion mode  If ADC_TSC_YM = 0, YM is tri-state output  If ADC_TSC_YM = 1, YM is connected to AVSS  The ADC_TSC_YM bit is read/write
[3]	ADC_PU_EN	This bit control the internal pull up PMOS in switch box is enable or disable  If ADC_PU_EN = 0, the pull up PMOS is disable  If ADC_PU_EN = 1, the pull up PMOS is enable  The ADC_PU_EN bit is read/write
[2:1]	ADC_TSC_TYPE [1:0]	The touch screen type selection bits  If ADC_TSC_TYPE[1:0]=00, 4-wire type is selected  If ADC_TSC_TYPE[1:0]=01, 5-wire type is selected  If ADC_TSC_TYPE[1:0]=10, 8-wire type is selected  If ADC_TSC_TYPE[1:0]=11, unused  The ADC_TSC_TYPE[1:0] bits are read/write
[0]	ADC_UD	The up down state for stylus in waiting for trigger mode  If ADC_UD = 1, the stylus is in down state  If ADC_UD = 0, the stylus is in up state  The ADC_UD bit is read only

505

Publication Release Date: Jun. 18, 2010



### ADC Delay Register (ADC\_DLY)

Register	Address	R/W	Description	Reset Value	
ADC_DLY	0xB800_A008	R/W	ADC delay register	0x0000_0000	

				1, 45, 35,	4.673.636					
31	30	29	28	27	26	25	24			
	WT_DELAY									
23	22	21	20	19	18	17	16			
		WT_DEL	-AY			ADC_DELAY				
15	14	13	12	11	10	9	8			
			ADC_DEI	LAY		100	7			
7	6	5	4	3	2	1	0			
			ADC_DEI	_AY		(41)	(6)			

Bits	Descriptions	
[31:18]	WT_DELAY	Waiting Trigger Delay These bits define the delay between the waiting trigger mode enable and the interrupt of the waiting trigger mode. The delay is define as ADC clock * WT_DELAY The ADC_DELAY [31:18] bits are read/write.
[17:0]	ADC_DELAY	Delay for Conversion. For normal conversion mode, the delay is between the ADC_CONV bit in ADC_CON register is set to the ADC begin conversion. For semi-auto conversion mode, the delay locates at each X-position and Y-position detection. For auto conversion mode, the delay locates at each position detection. The delay is defined as ADC_DELAY * ADC clock The ADC_DELAY [17:0] bits are read/write.

506

Publication Release Date: Jun. 18, 2010



### ADC X data buffer (ADC\_XDATA)

Register	Address	R/W	Description	Reset Value
ADC_XDATA	0xB800_A00C	R	ADC X data buffer	0x0000_0000

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RESERV	ED	~ (3)	100			
15	14	13	12	11	10	9	8		
		RESER\	/ED			ADC_X	DATA		
7	6	5	4	3	2	1	0		
	ADC_XDATA								

Bits	Descriptions	
		ADC Data Buffer
[9:0]	ADC_XDATA	When normal conversion mode, the conversion data is always put at this register. When semi-auto conversion mode, the conversion data of X-position detection is put at this register. When auto-conversion mode, the conversion data of X-position detection is put at this register.
		The ADC_XDATA [9:0] bits are read only.

507

Publication Release Date: Jun. 18, 2010



### ADC Y data buffer (ADC\_YDATA)

Register	Address	R/W	Description	Reset Value	
ADC_YDATA	0xB800_A010	R	ADC Y data buffer	0x0000_0000	

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RESERV	ED	200	7 (-2			
15	14	13	12	11	10	9	8		
RESERVED							/DATA		
7	6	5	4	3	2	1	0		
	ADC_YDATA						100		

Bits	Descriptions	
		ADC Y Data Buffer.
[9:0]	ADC_YDATA	When semi-auto conversion mode, the conversion data of Y-position detection is put at this register. When auto-conversion mode, the conversion data of Y-position detection is put at this register.  The ADC_YDATA [9:0] bits are read only.
		THE ADC_TDATA [9.0] bits are read only.

508

Publication Release Date: Jun. 18, 2010



### Low Voltage Detector Control Register (LV\_CON)

Register	Address	R/W	Description	Reset Value
LV_CON	0xB800_A014	R/W	Low voltage detector control register	0x0000_0000

31	30	29	28	27	26	25	24			
RESVERED										
23	22	21	20	19	18	17	16			
	RESVERED									
15	14	13	12	11	10	9	8			
			RESVER	ED	N	A C				
7	6	5	4	3	2	1	0			
RESVERED					LV_EN	SW_	CON			

Bits	Descriptions	
503	[2] <b>LV_EN</b>	Low voltage detector enable control pin  If LV_EN = 0, low voltage detector is disable
[2]		If LV_EN = 1, low voltage detector is enable
		The LV_EN bit is read/write
		The low voltage detector voltage level switch control bits If SW_CON = 00, SW1 is close, others are open
[1:0		If SW_CON = 01, SW2 is close, others are open
]	SW_CON	If SW_CON = 10, SW3 is close, others are open
		If SW_CON = 11, SW4 is close, others are open

Publication Release Date: Jun. 18, 2010



### Low Voltage Detector Status Register (LV\_STS)

Register	Address	R/W	Description	Reset Value
LV_STS	0xB800_A018	IK I	The status register of low voltage detector	0x0000_0001

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
			RESER	VED		20%	0
7	6	5	4	3	2	1	0
	RESERVED						LV_status

Bits	Descriptions	
[0]	LV_status	Low voltage detector status pin  If LV_status = 0, the compared voltage is higher than reference voltage  If LV_status = 1, the compared voltage is lower than reference voltage  The LV_status bit is read only

510

Publication Release Date: Jun. 18, 2010



# 7 Electrical Specifications

## 7.1 Absolute Maximum Ratings

Ambient temperature	-40 °C ~ 85 °C
Storage temperature	-50 °C ~ 125°C
Voltage on any pin	-0.5V ~ 6V
Power supply voltage (Core logic)	-0.5V ~ 2.5V
Power supply voltage (IO Buffer)	-0.5V ~ 4.6V
Injection current (latch-up testing)	100mA
Crystal Frequency	4MHz ~ 30MHz

511

Publication Release Date: Jun. 18, 2010



### 7.2 DC Specifications

### 7.2.1 Digital DC Characteristics

(Normal test conditions: VDD33/AVDD33 = 3.3V+/-10%, VDD18/RTCVDD18/PLLVDD18 = 1.8V+/-10%, USBVDDC0/USBVDDC1/USBVDDT0/USBVDDT1= 3.3V+/-5%, TA = -40 °C  $\sim$  85 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VDD33/ AVDD33	Power Supply	22	2.97	La	3.63	V
VDD18/ RTCVDD18/ PLLVDD18	Power Supply		1.62		1.98	<b>V</b>
USBVDDC0/ USBVDDC1/ USBVDDT0/ USBVDDT1	Power Supply		3.13		3.46	V
$v_{IL}$	Input Low Voltage		-0.3	ı	0.8	V
$v_{IH}$	Input High Voltage		2.0	•	5.5	٧
VT+	Schmitt Trigger positive-going threshold		1.5	-	1.62	V
VT-	Schmitt trigger negative-going threshold		1.14	-	1.27	V
V <sub>OL</sub>	Output Low Voltage	Depend on driving	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	Depend on driving	2.4	-	-	V
IIH	Input High Current	$V_{IN} = 2.4 \text{ V}$	-1	-	1	uA
IIL	Input Low Current	$V_{IN} = 0.4 V$	-1	-	1	uA
I <sub>OH</sub>	Output High Current	EBI, GPIOC, GPIOD	-	35	-	mA
I <sub>OL</sub>	Output Low Current	EBI, GPIOC, GPIOD	-	26	-	mA
${ m I}_{\sf OH}$	Output High Current	The other port	-	25	-	mA
${ m I}_{\sf OL}$	Output Low Current	The other port	-	17	-	mA
$I_{OC}$	Operation Current	Note 1	-	340	-	mA
$I_{SC}$	Standby Current	Note 2	-	50	-	uA

#### Note1:

This operation current is measured on VDD18 @ 1.8V, and all of IP clock are enable with CPU clock/system clock @ 200 MHz / 100 MHz.

#### Note2:

The standby current is measured on VDD18 @1.8V, and all of IP clock are disable with power-down mode, all of GPIO pins are set to output and clock pins keep at 0V.

512

Publication Release Date: Jun. 18, 2010



# 7.2.2 USB Low-/Full-Speed DC Electrical Specifications

Symbol	Parameter	Conditions	Min	Nom	Max
$oldsymbol{V}_{ ext{IH}}$	Pad input high voltage	XXV X	2.0V		
$V_{_{ m IL}}$	Pad input low voltage	1000 6	150		0.8V
$V_{\scriptscriptstyle  m DI}$	Differential input sensitivity	PADP-PADM	0.2V		
$V_{\sf CM}$	Common mode voltage range	include V <sub>DI</sub> range	0.8V		2.5V
<b>V</b> <sub>SE</sub>	Single-ended receiver threshold	-	0.8V		2.0V
<b>V</b> <sub>OL</sub>	Pad output low voltage		0V		0.3V
<b>V</b> <sub>OH</sub>	Pad output high voltage		2.8V	0	3.6V
<b>V</b> <sub>CRS</sub>	Differential output signal cross-point voltage		1.3V	-	2.0V
$R_{\scriptscriptstyle{ extsf{PU}}}$	Internal pull-up resistor	Bus idle	900Ω	0/2	1575Ω
		Receiving	1425Ω	(1)/	3090Ω
$R_{\scriptscriptstyle{ extstyle PD}}$	Internal pull-down resistor		14.25ΚΩ	4175	24.80ΚΩ
<b>Z</b> <sub>DRV</sub>	Driver output resistance	Steady state drive		10Ω	15
$oldsymbol{\mathcal{C}}_{ ext{IN}}$	Transceiver pad capacitance	Pad to ground			20pF

### 7.2.3 USB High-Speed DC Electrical Specifications

Symbol	Parameter	Conditions	Min	Тур	Max
<b>V</b> <sub>HSDI</sub>	High-speed differential input signal level	PADP-PADM	150mV		
$V_{HSSQ}$	High-speed SQ detection threshold	PADP-PADM	100mV		150mV
<b>V</b> <sub>HSCM</sub>	High-speed common mode voltage range		-50mV		500mV
$V_{HSOH}$	High-speed data signaling high		360mV		440mV
<b>V</b> <sub>HSOL</sub>	High-speed data signaling low		-10mV		10mV
<b>V</b> <sub>CHIRPJ</sub>	Chirp J level		700mV		1100mV
<b>V</b> <sub>CHIRPK</sub>	Chirp K level		-900mV		-500mV
<b>Z</b> <sub>HSDRV</sub>	High-speed driver output resistance	45Ω±10%	40.5Ω		49.5Ω


513

Publication Release Date: Jun. 18, 2010




### 7.3 AC Specifications

### 7.3.1 RESET AC Characteristics



Symbol	Parameter	Min.	Max.	Unit
T <sub>RST</sub>	Reset Pulse Width after Power stable	1.0		ms


## 7.3.2 Clock Input Characteristics




Symbol	Parameter	Min.	Тур.	Max.	Unit
F <sub>EXTAL15M</sub>	Clock Input Frequency	-	15.0	-	MHz
EXTAL15M <sub>DUTY</sub>	Clock Input Duty Cycle	45	50	55	%
V <sub>IL</sub> (EXTAL15M)	EXTAL15M Input Low Voltage	0	-	0.8	V
V <sub>IH</sub> (EXTAL15M)	EXTAL15M Input High Voltage	2.0	-	VDD33 + 0.3	V

Publication Release Date: Jun. 18, 2010

### 7.3.3 EBI/SDRAM Interface AC Characteristics






Symbol	Parameter	Min.	Max.	Unit
F <sub>MCLK</sub>	SDRAM Clock Output Frequency	-	100	MHz
T <sub>DSU</sub>	MD[31:0]] Input Setup Time	2	-	ns
T <sub>DH</sub>	MD[31:0] Input Hold Time	2	-	ns
T <sub>osu</sub>	SDRAM Output Signal Valid Delay Time	2*	7*	ns

515

Publication Release Date: Jun. 18, 2010

<sup>\*</sup> The above T<sub>OSU</sub> is based on the EBI CKSKEW register default setting on 0x48 and F<sub>MCLK</sub> at 100MHz

### 7.3.4 EBI / (ROM/SRAM/External I/O) AC Characteristics




Symbol	Parameter	Min.	Max.	Unit
T <sub>ADDO</sub>	Address Output Delay Time	2*	7*	ns
T <sub>NCSO</sub>	ROM/SRAM/Flash or External I/O Chip Select Delay Time	2*	7*	ns
T <sub>NOEO</sub>	ROM/SRAM or External I/O Bank Output Enable Delay	2*	7*	ns
T <sub>NWBO</sub>	ROM/SRAM or External I/O Bank Write Byte Enable Delay	2*	7*	ns
$T_DH$	Read Data Hold Time	5		ns
T <sub>DSU</sub>	Read Data Setup Time	1		ns
T <sub>DO</sub>	Write Data Output Delay Time (SRAM or External I/O)	2*	7*	ns
T <sub>NWASU</sub>	External Wait Setup Time	3		ns
T <sub>NWAH</sub>	External Wait Hold Time	1		ns

<sup>\*</sup> The above data are based on the EBI CKSKEW register default setting on 0x48 and  $F_{MCLK}$  at 100MHz

Publication Release Date: Jun. 18, 2010 Revision: A3


### 7.3.5 SD 1 Host Interface AC Characteristics



Symbol	Parameter	Conditions	Min.	Max.	Unit
F <sub>SD</sub>	SD Clock Frequency	Identification Mode	100	400	KHz
F <sub>SD</sub>	SD Clock Frequency	Data Transfer Mode	-	50	MHz
T <sub>CLKH</sub>	SD Clock High Time	-	10	-	ns
T <sub>CLKL</sub>	SD Clock Low Time	-	10	-	ns
T <sub>ISU</sub>	SD CMD & Data Input Setup Time	-	5	-	ns
Тін	SD CMD & Data Input Hold Time	-	5	-	ns
T <sub>OAD</sub>	SD Output Active Delay (Falling Edge)	-	-	14	ns
Тон	SD Output Hold Time	-	0	-	ns

Publication Release Date: Jun. 18, 2010

# 7.3.6 Memory Stick 1 Interface AC Characteristics




Symbol	Parameter	Conditions	Min.	Max.	Unit
F <sub>MCLK</sub>	MS_CLK Clock Frequency	Serial Mode	5	20	MHz
F <sub>MCLK</sub>	MS_CLK Clock Frequency	Parallel Mode	10	40	MHz
T <sub>MCLKH</sub>	MS_CLK Clock High Time		5	-	ns
T <sub>MCLKL</sub>	MS_CLK Clock Low Time		5	-	ns
T <sub>BS_OD</sub>	MS_BS Output Delay (Falling Edge)		5	15	ns
T <sub>BS_H</sub>	MS_BS Output Hold Time		1	-	ns
T <sub>D_SU</sub>	Data Input Setup Time		8	-	ns
T <sub>D_H</sub>	Data input Hold Time		1	-	ns
T <sub>D_OD</sub>	Data Output Delay (Falling Edge)		8	15	ns
T <sub>D_OD</sub>	Data Output Hold Time		1	-	ns

518

Publication Release Date: Jun. 18, 2010


### 7.3.7 ATAPI Interface AC Characteristic



Symbol	Parameter	Min.	Max.	Unit
T <sub>ACAS</sub>	Set-up time, IDECS0n, IDECS1n and IDEDA[2:0] valid before IDEIORn or IDEIOWn low	25	-	ns
T <sub>ACAH</sub>	Hold time, IDECS0n, IDECS1n and IDEDA[2:0] valid after IDEIORn or IDEIOWn high	10	-	ns
T <sub>AWDS</sub>	Write Data Set-up Time	20	-	ns
T <sub>AWDH</sub>	Write Data Hold Time	10	-	ns
T <sub>AWR</sub>	IDEIOWn Pulse Width	70	-	ns
T <sub>ARDS</sub>	Read Data Set-up Time	20	-	ns
T <sub>ARDH</sub>	Read Data Hold Time	5	-	ns
T <sub>ARD</sub>	IDEIORn Pulse Width	70	-	ns
T <sub>CYC</sub>	Command (IDEIOWn or IDEIORn) Cycle Time	120	-	ns

Publication Release Date: Jun. 18, 2010


### 7.3.8 Audio AC-Link Interface AC Characteristics



Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>ABCLKH</sub>	Audio Bit Clock Input High Time	36.6	40.7	44.8	ns
T <sub>ABCLKH</sub>	Audio Bit Clock Input Low Time	36.6	40.7	44.8	ns
T <sub>ABCLK</sub>	Audio Bit Clock Input Cycle Time	-	81.4	-	ns
T <sub>AOS</sub>	Audio Output Signal (AC97_SYNC, AC97_DATAO) Setup Time	15	-	-	ns
T <sub>AOH</sub>	Audio Output Signal (AC97_SYNC, AC97_DATAO) Hold Time	5	-	-	ns
T <sub>AIS</sub>	Audio Data Input Setup Time	15	-	-	ns
T <sub>AIH</sub>	Audio Data Input Hold Time	5	-	-	ns
T <sub>SYNCH</sub>	Sync Signal Output High Time	-	20.8	-	ns
T <sub>SYNCH</sub>	Sync Signal Output Low Time	-	1.3	-	ns
T <sub>SYNC</sub>	Sync Signal Output Cycle Time	-	19.5	-	ns

Publication Release Date: Jun. 18, 2010


### 7.3.9 Audio 12S Interface AC Characteristics



Symbol	Parameter	Min.	Max.	Unit
T <sub>ABCLKH</sub>	Audio Bit Clock Output High Time	18.3	-	ns
T <sub>ABCLKH</sub>	Audio Bit Clock Output Low Time	18.3	-	ns
T <sub>ABCLK</sub>	Audio Bit Clock Output Cycle Time	40.7	-	ns
T <sub>AOS</sub>	Audio Data Output Setup Time	4.5	-	ns
Таон	Audio Data Output Hold Time	4.5	-	ns
T <sub>AIS</sub>	Audio Data Input Setup Time	4.5	-	ns
T <sub>AIH</sub>	Audio Data Input Hold Time	4.5	-	ns

Publication Release Date: Jun. 18, 2010

### 7.3.10 USI (SPI/MW) Interface AC Characteristics



Symbol	Parameter	Min.	Max.	Unit
T <sub>CLKH</sub>	Clock Output High Time	14.6	-	ns
T <sub>CLKL</sub>	Clock Output Low Time	15.8	-	ns
T <sub>CLK</sub>	Clock Cycle Time	30.4	-	ns
T <sub>uos</sub>	SFRM, SSPTXD Output Setup Time	15	-	ns
Тион	SFRM, SSPTXD Output Hold Time	13	-	ns
T <sub>UIS</sub>	SSPRXD Input Setup Time	10	-	ns
T <sub>UIH</sub>	SSPRXD Input Hold Time	10	-	ns

522

Publication Release Date: Jun. 18, 2010



#### **USB Transceiver AC Characteristics** 7.3.11

USB Transceiver: Low-Speed AC Electrical Specifications

Symbo I	Parameter	Conditions	Min	Тур	Max
$ au_{LR}$	Low-speed driver rise time	C <sub>L</sub> =50pF	75ns		300ns
$\mathcal{T}_{LF}$	Low-speed driver fall time	$C_L = 50pF$	75ns	22	300ns
$T_{LRFM}$	Low-speed rise/fall time matching	$T_{LRFM} = T_{LR} / T_{LF}$	80%	The	125%

**USB Transceiver: Full-Speed AC Electrical Specifications** 

Symbo I	Parameter	Conditions	Min	Тур	Max
$ au_{FR}$	Full-speed driver rise time	C <sub>L</sub> =50pF	4ns	- 5	20ns
$T_{\scriptscriptstyle FF}$	Full -speed driver fall time	C <sub>L</sub> =50pF	75ns		20ns
$T_{FRFM}$	Full -speed rise/fall time matching	$T_{FRFM} = T_{FR} / T_{FF}$	90%		111.11%

**USB Transceiver: High-Speed AC Electrical Specifications** 

Symbol	Parameter	Conditions	Min	Тур	Max	
T <sub>HSR</sub>	High-speed driver rise time	$Z_{HSDRV} = 45\Omega$	500ps	-	900ps	
<b>T</b> <sub>HSF</sub>	High-speed driver fall time	$Z_{HSDRV} = 45\Omega$	500ps	-	900ps	
老人	High-speed driver waveform requirement		Eye diagram of template 1			
2	High-speed receiver waveform requirement		Eye diagram of template 4 <sup>††</sup>			
		Data source end	Eye diagram of template 1			
74/	High-speed jitter requirement	Receiver end	Eye diagra	plate 4		

523

Publication Release Date: Jun. 18, 2010


<sup>\*\*</sup> Check "Universal Serial Bus Specification Revision 2.0" page 133.

<sup>††</sup> Check "Universal Serial Bus Specification Revision 2.0" page 136.




### 7.3.12 EMC RMII AC Characteristics

The signal timing characteristics conforms to the guidelines specified in IEEE Std. 802.3.




Transmit Signal Timing Relationships at RMII




Receive Signal Timing Relationships at RMII

Symbol	Parameter	Min	Max	Unit
T <sub>TxO</sub>	Transmit Output Delay Time	7	14	ns
T <sub>RxSU</sub>	Receive Setup Time	4		ns
T <sub>RxH</sub>	Receive Hold Time	2		ns

Publication Release Date: Jun. 18, 2010



PHY\_MDIO Read from PHY Timing



**PHY\_MDIO** Write to PHY Timing

Symbol	Parameter	Min	Max	Unit
T <sub>MDO</sub>	PHY_MDIO Output Delay Time	0	15	ns
T <sub>MDSU</sub>	PHY_MDIO Setup Time	5		ns
T <sub>MDH</sub>	PHY_MDIO Hold Time	5		ns


525

Publication Release Date: Jun. 18, 2010




### 7.3.13 PCI Interface AC Characteristics

Symbol	Parameter	Min	Max	Unit
T <sub>PCIO</sub>	PCICLK to PCI Signals Output Delay Time	3	8	ns
T <sub>PCISU</sub>	PCI Signals Input Setup Time to PCICLK	3		ns
T <sub>PCIH</sub>	PCI Signals Input Hold Time to PCICLK	W 197		ns



**PCI Input Timing** 



**PCI Interface Output Timing** 


526

Publication Release Date: Jun. 18, 2010



### 8 Package Specifications

NUC920ABN PBGA324Ball (23X23mm, Ball pitch: 1.0mm, Ø=0.6mm)



Publication Release Date: Jun. 18, 2010



9 Revision History

Revision	Date	Comments
Α	2008/07/09	First Release
A1	2008/10/03	1. Change Part Number from W90P920CBG to W90P920CBN
		2. Update Chapter 2
		Add text "Pb free, Halogen free"
		3. Correct Typo: Spelling and grammar check
A2	2009/04/13	Rename nWE to nSWE
		2. Change Part Number from W90P920CBN to NUC920ABN
А3	2010/06/18	1. Add IOH, IOL current value

528

Publication Release Date: Jun. 18, 2010



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

529

Publication Release Date: Jun. 18, 2010