




# GaNFast™ Power IC with GaNSense™ Technology





QFN 6 x 8 mm

Simplified schematic

## 1. Features

#### GaNFast™ Power IC

- · Monolithically-integrated gate drive
- Wide Vcc range (10 to 30 V)
- · Programmable turn-on dV/dt
- · 200 V/ns dV/dt immunity
- · 800 V Transient Voltage Rating
- · 700 V Continuous Voltage Rating
- Low 520 mΩ resistance
- · Zero reverse recovery charge
- · 2 MHz operation

#### GaNSense™ Technology

- · Integrated loss-less current sensing
- · Short-circuit protection
- · Over-temperature protection
- · Autonomous low-current standby mode
- · Auto-standby mode input

#### Small, low-profile SMT QFN

- 6 x 8 mm footprint, 0.85 mm profile
- · Minimized package inductance
- Large cooling pad

#### Sustainability

- · RoHS, Pb-free, REACH-compliant
- · Up to 40% energy savings vs Si solutions
- System level 4kg CO<sub>2</sub> Carbon Footprint reduction

#### **Product Reliability**

· 20-year warranty

#### 2. Topologies / Applications


- · AC-DC, DC-DC, DC-AC
- · High frequency operation up to 2 MHz
- · QR flyback, Class D, PFC
- · Wireless power, Solar Micro-inverters
- · LED lighting, TV SMPS, Server, Telecom


## 3. Description

This GaNFast™ power IC integrates a high performance eMode GaN FET with integrated gate drive to achieve unprecedented high-frequency and high operation. GaNSense™ technology is also integrated which enables real-time, accurate sensing of voltage, current and temperature to further improve performance and robustness not achieved by any discrete GaN or discrete silicon device. GaNSense™ enables integrated loss-less current sensing which eliminates external current sensing resistors and increases system efficiency. These GaN ICs combine the highest dV/dt immunity, high-speed integrated drive and industry-standard low-profile, low-inductance, SMT QFN packaging to enable designers to achieve simple, guick and reliable solutions. Navitas' GaN IC technology extends the capabilities of traditional topologies such as flyback, PFC, buck/boost, and other converters to reach MHz+ frequencies with very high efficiencies and low EMI to achieve unprecedented power densities at a very attractive cost structure.

# 4. Typical Application Circuits

Loss-less Current Sensing





#### 5. Table of Contents

1. Features	1
2. Topologies / Applications	1
3. Description	1
4. Typical Application Circuits	1
5. Table of Contents	2
6. Specifications	3
6.1. Absolute Maximum Ratings <sup>(1)</sup>	3
6.2. Recommended Operating Conditions <sup>(3)</sup>	∠
6.3. ESD Ratings	∠
6.4. Thermal Resistance	∠
6.5. Electrical Characteristics (1)	5
6.6. Electrical Characteristics (2, cont.)	6
6.7. Electrical Characteristics (3, cont.)	7
6.8. Switching Waveforms	8
6.9. Characteristic Graphs	9
7. Pin Configurations and Functions	12
8. Functional Description	13

Values	
8.2. UVLO Mode	15
8.3. Normal Operating Mode	16
8.4. Low Power Standby Mode	17
8.5. Programmable Turn-on dV/dt Control	17
8.6. GaNSense <sup>TM</sup> Technology Loss-Less Curro Sensing	
8.7. Over Current Protection (OCP)	20
8.8. Over Temperature Protection (OTP)	21
8.9. Drain-to-Source Voltage Considerations	22
). PCB Layout Guidelines	23
0. Recommended PCB Land Pattern	24
1. Package Outline (Power QFN)	25
2. Tape and Reel Dimensions	26
3. Ordering Information	28
4. 20-Year Limited Product Warranty	28
5. Revision History	28

# 6. Specifications

#### 6.1. Absolute Maximum Ratings(1)

(with respect to Source (pad) unless noted)

SYMBOL	PARAMETER	MAX	UNITS
V <sub>DS (CONT)</sub>	Drain-to-Source Voltage	-7 to +700	V
V <sub>DS (TRAN)</sub>	Transient Drain-to-Source Voltage <sup>(2)</sup>	800	V
V <sub>cc</sub>	Supply Voltage	30	V
$V_{DD}$	Drive Supply Voltage	7.8	V
$R_{_{DD}}$	Input Voltage	7.8	V
Vstby	Auto-Standby Mode Pin Voltage	-0.6 to +20 or V <sub>CC</sub>	V
$V_{5V}$	5 V Pin Voltage	6	V
$V_{_{\mathrm{PWM}}}$	PWM Input Pin Voltage	-0.6 to +20 or V <sub>CC</sub>	V
V <sub>cs</sub>	CS Pin Voltage	5.3	V
I <sub>D</sub>	Continuous Drain Current (@ T <sub>C</sub> = 100°C)	3	А
I <sub>D</sub> PULSE	Pulsed Drain Current (10 μs @ T <sub>J</sub> = 25°C)	6	А
dV/dt	Slew Rate	200	V/ns
T <sub>J</sub>	Junction Temperature	-55 to 150	°C
T <sub>STOR</sub>	Storage Temperature	-55 to 150	°C

<sup>(1)</sup> Absolute maximum ratings are stress ratings; devices subjected to stresses beyond these ratings may cause permanent damage.

Final Datasheet 3 Rev Apr 17, 2024

<sup>(2)</sup> V<sub>DS (TRAN)</sub> rating allows for surge ratings during non-repetitive events that are <100us (for example start-up, line interruption). V<sub>DS (TRAN)</sub> rating allows for repetitive events that are <400ns, with 80% derating required (for example repetitive leakage inductance spikes). Refer to Section 8.9 for detailed recommended design guidelines.

## 6.2. Recommended Operating Conditions(3)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
V <sub>cc</sub>	Supply Voltage	9		24	V
V <sub>PWM</sub>	PWM Input Pin Voltage	0	5	15 or V <sub>CC</sub>	V
V <sub>STBY</sub>	Auto-Standby Mode Input Pin Voltage	0	5	15 or V <sub>CC</sub>	V
R <sub>DD</sub>	Gate drive turn-on current set resistor	10	50		Ω
T <sub>J</sub>	Operating Junction Temperature	-40		125	°C

<sup>(3)</sup> Exposure to conditions beyond maximum recommended operating conditions for extended periods of time may affect device reliability.

## 6.3. ESD Ratings

SYMBOL	PARAMETER	MAX	UNITS
HBM	Human Body Model (per JESD22-A114)	2,000	V
CDM	Charged Device Model (per JESD22-C101F)	1,000	V

#### 6.4. Thermal Resistance

SYMBOL	PARAMETER	TYP	UNITS
R <sub>eJC</sub> (4)	Junction-to-Case	2.5	°C/W
R <sub>eJA</sub> (4)	Junction-to-Ambient	40	°C/W

<sup>(4)</sup>  $R_{\rm e}$  measured on DUT mounted on 1 square inch 2 oz Cu (FR4 PCB)

Final Datasheet 4 Rev Apr 17, 2024

# 6.5. Electrical Characteristics (1)

Typical conditions:  $V_{DS}$ =400V,  $V_{CC}$ =15V,  $F_{SW}$ =1MHz,  $T_{AMB}$ =25°C,  $I_{D}$ =1.5A (unless otherwise specified)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
	VCC &	VDD Supp	oly Chara	cteristics		
V <sub>CCUV+</sub>	V <sub>CC</sub> UVLO Rising Turn-On Threshold	8	8.5	9.3	V	
V <sub>CCUV</sub> -	V <sub>CC</sub> UVLO Falling Turn-Off Threshold		7.3		V	
I <sub>QCC-STBY</sub>	V <sub>CC</sub> Standby Current		275		μΑ	STBY= 0 V
I <sub>QCC</sub>	V <sub>CC</sub> Quiescent Current		0.55	0.8	mA	$V_{PWM} = 0 \text{ V}, \overline{STBY} = 5 \text{ V OR}$ $V_{PWM} = 5 \text{ V}, \overline{STBY} = 0 \text{ V}$
I <sub>QCC-SW</sub>	V <sub>CC</sub> Operating Current		1.5		mA	F <sub>SW</sub> = 1 MHz, V <sub>DS</sub> = Open
$V_{DD}$	V <sub>DD</sub> Supply Voltage	6.3	6.8	7.2	V	$\frac{V_{CC} = 15 \text{ V}, V_{PWM} = 0 \text{ V}}{\overline{\text{STBY}} = 5 \text{ V}}$
		5V Outp	ut (5V pin	)		
$V_{5V}$	5V Output Voltage	4.4	5	5.5	V	STBY= 5 V
	Input Logic	c Charact	eristics (l	PWM, <u>STBY</u> )		
$V_{LOGIC-H}$	Input Logic High Threshold (rising edge)		2.5	2.8	V	
V <sub>LOGIC-L</sub>	Input Logic Low Threshold (falling edge)	1.1	1.2		V	
$V_{\text{LOGIC-HYS}}$	Input Logic Hysteresis		1.3		V	
	Sw	ritching C	haracteris	stics		
F <sub>SW</sub>	Switching Frequency			2	MHz	Rdd = 10 Ω
t <sub>PW</sub>	Pulse width	30			ns	
T <sub>ON</sub>	Turn-on Propagation Delay		23		ns	Fig 1
T <sub>OFF</sub>	Turn-off Propagation Delay		24		ns	Fig 1
T <sub>R</sub>	Drain rise time		27		ns	Fig 1
$T_F$	Drain fall time		6		ns	Fig 1

Final Datasheet Rev Apr 17, 2024 5

# 6.6. Electrical Characteristics (2, cont.)

 $\text{Typical conditions: V}_{\text{DS}} = 400 \text{V, V}_{\text{CC}} = 15 \text{V, F}_{\text{SW}} = 1 \text{MHz, T}_{\text{AMB}} = 25^{\circ} \text{C, I}_{\text{D}} = 1.5 \text{A (unless otherwise specified)}$ 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS				
	Current Sense Characteristics (CS pin)									
I <sub>CS</sub>	CS Pin Output Current	1.16	1.25	1.34	mA	V <sub>PWM</sub> = 5 V, I <sub>DS</sub> = 1.6 A				
Offset	CS Output Offset		18		μΑ	$V_{PWM} = 5 \text{ V}, I_{DS} = 0 \text{ A}$				
t <sub>CSDLY</sub> CS Pin Delay (from I <sub>DS</sub> to V <sub>CS</sub> , at 10% rated current)			55		ns	di/dt = 40 A/us, R <sub>SET</sub> = 400 Ohm, C <sub>CS</sub> = 25 pF				
	Over-Current Protection									
ОСРтн	OCPTH OCP Threshold Voltage (V <sub>CS</sub> Pin)		1.9		V					
	Stand	dby Mode	Characte	ristics						
t <sub>TO_STBY</sub>	Time Out Delay to Enter Standby Mode		90		μs	V <sub>PWM</sub> = 0 V				
t <sub>ON_FP</sub>	First Pulse Propagation Delay		30		ns	$V_{PWM} = 5 \text{ V pulse}, \overline{STBY} = 0 \text{ V}$				
	Over-Temperature Protection									
T <sub>OTP+</sub> OTP Shutdown Threshold			165		°C					
T <sub>OTP_HYS</sub>	OTP Restart Hysteresis		60		°C					

Final Datasheet Rev Apr 17, 2024 6

## 6.7. Electrical Characteristics (3, cont.)

 $\text{Typical conditions: V}_{\text{DS}} = 400 \text{V, V}_{\text{CC}} = 15 \text{V, F}_{\text{SW}} = 1 \text{MHz, T}_{\text{AMB}} = 25 ^{\circ} \text{C, I}_{\text{D}} = 1.5 \text{A (unless otherwise specified)}$ 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
	Ga	N FET C	haracteris	tics		
I <sub>DSS</sub>	Drain-Source Leakage Current		0.15	25	μΑ	V <sub>DS</sub> = 700 V, V <sub>PWM</sub> = 0 V
I <sub>DSS</sub>	Drain-Source Leakage Current, TC =150 °C		11		μΑ	V <sub>DS</sub> =700V, V <sub>PWM</sub> =0V, T <sub>C</sub> =150 °C
R <sub>DS(ON)</sub>	Drain-Source Resistance		520	730	mΩ	$V_{PWM} = 5 \text{ V}, I_D = 1.5 \text{ A}$
$V_{SD}$	Source-Drain Reverse Voltage		3.5	5	V	$V_{PWM} = 0 \text{ V}, I_{SD} = 1.5 \text{ A}$
Qoss	Output Charge		5		nC	
$Q_{RR}$	Reverse Recovery Charge		0		nC	
Coss	Output Capacitance		7		pF	V <sub>DS</sub> = 400 V, V <sub>PWM</sub> = 0 V
C <sub>O(er)</sub> (Note 1)	Effective Output Capacitance, Energy Related		9		pF	V <sub>DS</sub> = 400 V, V <sub>PWM</sub> = 0 V
C <sub>O(tr)</sub> (Note 2)	Effective Output Capacitance, Time Related		13		pF	$V_{DS} = 400 \text{ V}, V_{PWM} = 0 \text{ V}$

(Note 1):  $C_{\text{O(er)}}$  is a fixed capacitance that gives the same stored energy as  $C_{\text{OSS}}$  while  $V_{\text{DS}}$  is rising from 0 to 400 V

(Note 2):  $C_{\text{O(tr)}}$  is a fixed capacitance that gives the same charging time as  $C_{\text{OSS}}$  while  $V_{\text{DS}}$  is rising from 0 to 400 V

Rev Apr 17, 2024 **Final Datasheet** 

## 6.8. Switching Waveforms

 $(T_C = 25 \, {}^{\circ}C \text{ unless otherwise specified})$ 




Fig. 1. Propagation Delay and Rise/fall Time Definition

Final Datasheet 8 Rev Apr 17, 2024

## 6.9. Characteristic Graphs

(GaN FET,  $T_C = 25$  °C unless otherwise specified)




Fig. 2. Pulsed Drain current ( $I_D$  PULSE) vs. drain-to-source voltage ( $V_{DS}$ ) at T = 25 °C




Fig. 4. Source-to-drain reverse conduction voltage




Fig. 6.  $V_{LOGIC-H}$  and  $V_{LOGIC-L}$  vs. junction temperature(T ,)




Fig. 3. Pulsed Drain current ( $I_D$  PULSE) vs. drain-to-source voltage ( $V_{DS}$ ) at T = 125 °C




Fig. 5. Drain-to-source leakage current ( $I_{DSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 7. Normalized on-resistance  $(R_{DS(ON)})$  vs. junction temperature  $(T_i)$ 

Final Datasheet 9 Rev Apr 17, 2024

## **Characteristic Graphs (Cont.)**




Fig. 8. Output capacitance (C<sub>OSS</sub>) vs. drain-to-source voltage (V<sub>DS</sub>)




Fig. 10. Charge stored in output capacitance  $(Q_{OSS})$  vs. drain-to-source voltage  $(V_{DS})$ 




Fig. 12.  $V_{CC}$  quiescent current ( $I_{QCC}$ ) vs. supply voltage (V<sub>CC</sub>)




Fig. 9. Energy stored in output capacitance ( $E_{OSS}$ ) vs. drain-to-source voltage  $(V_{DS})$ 




Fig. 11.  $V_{CC}$  operating current  $(I_{QCC-SW})$  vs. operating frequency (F<sub>SW</sub>)




Fig. 13. VCC stand-by quiescent current (IQCC) vs. supply voltage (V<sub>CC</sub>)

10 **Final Datasheet** Rev Apr 17, 2024



## **Characteristic Graphs (Cont.)**




Fig. 14. Propagation delay (Ton and Toff) vs. junction temperature(TJ)




Fig. 16. Power dissipation (Ptot) vs. case temperature (T<sub>C</sub>)




Fig. 18. CS Pin Current Output Drift vs. case temperature (Tc)




Fig. 15. Slew rate (dV/dt) vs. gate drive turn-on current set resistance (RDD) at T = 25 °C




Fig. 17. Max. thermal transient impedance (ZthJC) vs. pulse width (t<sub>P</sub>)

11 **Final Datasheet** Rev Apr 17, 2024

# 7. Pin Configurations and Functions




Fig. 19. Package Top View

Pin		I/O <sup>(1)</sup>	Decembrish	
Number	Symbol	1/0(**/	Description	
4	$S_{GND}$	I	Connect directly to Source PAD	
30	V <sub>DD</sub>	I	Gate drive supply voltage.	
29	R <sub>DD</sub>	I/O	Gate drive turn-on current set pin (using R <sub>DD</sub> for dV/dt control)	
2	CS	0	GaN FET I <sub>DS</sub> current sensing set pin. Internal current source and external resistor se current measurement level. External resistor reference is S <sub>GND</sub> .	
5	5V	0	5V internal supply voltage. Connect 10 nF capacitor between 5V pin and PAD	
15 - 23	D	Р	Drain of power FET	
27	V <sub>cc</sub>	Р	IC supply voltage. Provided externally.	
8	PWM	I	PWM input (wrt S <sub>GND</sub> ).	
6	STBY	I	Auto-standby mode input. Connect to S <sub>GND</sub> to enable auto-standby	
1, 7, 9-14, 24-26, PAD	S	O, G	Source of power FET & IC supply ground. Metal pad on bottom of package.	
3, 28	NC	NC	Must not connect any NC pins to Source	

(5) I = Input, O = Output, P = Power, G = Ground, NC = No Connect

Final Datasheet 12 Rev Apr 17, 2024

#### 8. Functional Description

The following functional description contains additional information regarding the IC operating modes and pin functionality.

#### 8.1. GaN Power IC Connections and Component Values

The typical connection diagram for this GaN Power IC is shown in Fig. 20. The IC pins include drain of the GaN power FET (D), source of the GaN power FET (S), IC supply ( $V_{CC}$ ), gate drive supply ( $V_{DD}$ ), gate drive turn-on control SET input ( $R_{DD}$ ), PWM input (PWM), separate signal GND ( $S_{GND}$ ), current sensing output (CS), auto-standby mode input ( $\overline{STBY}$ ), and 5V supply (5V). The Source pad and Source pins (S) should all be connected to the system  $P_{GND}$ .  $S_{GND}$  pin 4 must be connected directly to Source PAD underneath IC. The Source pins (S) should each be connected externally to the Source pad directly underneath the IC. The Drain Pins (D) should all be shorted together by copper in the layout (see Section 9). The external components around the IC include  $V_{CC}$  filter capacitor ( $C_{VCC}$ ) connected between  $V_{CC}$  pin and  $S_{GND}$  pin,  $V_{DD}$  filter capacitor ( $C_{VDD}$ ) connected between  $V_{DD}$  pin and  $S_{GND}$  pin, turn-on dV/dt set resistor ( $R_{DD}$ ) connected in between  $V_{DD}$  pin and  $R_{DD}$  pin, a current sense amplitude set resistor ( $R_{SET}$ ) connected between CS pin and  $S_{GND}$ , and auto-standby mode pin ( $\overline{STBY}$ ) connected to  $S_{GND}$ . An external capacitor ( $C_{VD}$ ), 0.01uF max) is required between pin 5V and  $S_{GND}$ . This 5V pin is for internal purposes only and must not be used for biasing external circuitry.




Fig. 20. IC connection diagram

The following table (Table I) shows the recommended component values (typical only) for the external components connected to the pins of this GaN power IC. These components should be placed as close as possible to the IC. Please see PCB Layout Guidelines for more information.

SYM	DESCRIPTION	ТҮР	UNITS
C <sub>VCC</sub>	V <sub>CC</sub> supply capacitor	0.1	μF
$C_{VDD}$	V <sub>DD</sub> supply capacitor	0.010	μF
R <sub>DD</sub>	Gate drive turn-on current set resistor	100	Ω
R <sub>SET</sub>	Current sense amplitude set resistor	Depends on system design (See Section 8.6 , Equation 1)	Ω
C <sub>5V</sub>	5V supply capacitor	10 (Max)	nF

Table I. Recommended component values (typical only).

Final Datasheet 13 Rev Apr 17, 2024

For half-bridge configurations, it is recommended to use NV624xC/NV626xC GaNSense Half-Bridge Power ICs due to simplicity, density, and protection features. GaNSense Half-Bridge Power ICs (Fig. 21) include high- and low-side GaN Power FETs, gate drivers, level-shifting, bootstrap, loss-less current sensing, over-current protection, and over-temperature protection, in a single QFN6x8 or QFN8x10 package.




Fig. 21. NV624xC GaNSense Half-Bridge Power IC connection diagram

Final Datasheet 14 Rev Apr 17, 2024

#### 8.2. UVLO Mode

This GaN Power IC includes under-voltage lockout (UVLO) circuits for properly disabling all of the internal circuitry when  $V_{CC}$  is below the  $V_{CCUV+}$  threshold (8.5V, typical) and  $V_{DD}$  is below the  $V_{DDUV+}$  threshold (4.5V, typical). During UVLO Mode, the internal gate drive and power FET are disabled and  $V_{CC}$  consumes a low quiescent current (275µA, typical). As the  $V_{CC}$  supply voltage increases (Fig. 22), the voltage at the  $V_{DD}$  pin also increases and exceeds  $V_{DDUV+}$ . The  $V_{DD}$  voltage continues to increase with  $V_{CC}$  until it gets limited to a constant voltage level (6.2V, typical) by the internal regulator. The  $V_{CC}$  voltage continues to increase until it exceeds  $V_{CCUV+}$  and the IC enters Normal Operating Mode. The gate drive is enabled and the control signal at the PWM input turns the internal GaN power FET on and off normally. During system power off, when  $V_{CC}$  decreases below the  $V_{CCUV-}$  threshold (7.3V, typical), the gate drive is disabled and the IC enters UVLO Mode.




Fig. 22. UVLO Mode timing diagram

Final Datasheet 15 Rev Apr 17, 2024

#### 8.3. Normal Operating Mode

During Normal Operating Mode, all of the internal circuit blocks are active. V<sub>CC</sub> is above 9V, V<sub>DD</sub> is maintained at 6.2V by the internal voltage regulator, and the internal gate drive and power FET are both enabled. The external PWM signal at the PWM pin determines the frequency and duty-cycle of the internal gate of the power FET. As the PWM voltage toggles above and below the rising and falling input thresholds (2.8V and 1.1V), the internal power FET toggles on and off (Fig. 23). The drain of the power FET then toggles between the source voltage (power ground) and a higher voltage level (700V, max), depending on the external power conversion circuit topology. During each on-time, the CS pin outputs a voltage signal from the internal loss-less current sensing circuit. This circuit measures the current flowing in the GaN power FET without the need for an external current sensing resistor (see section 8.6 GaNSense<sup>TM</sup>Technology Loss-Less Current Sensing).




Fig. 23. Normal operating mode timing diagram

Final Datasheet 16 Rev Apr 17, 2024

#### 8.4. Low Power Standby Mode

This GaN Power IC includes an autonomous Low Power Standby Mode for disabling the IC and reducing the  $V_{CC}$  current consumption. During Normal Operating Mode, the PWM pin toggles high and low to turn the GaN power FET on and off. If the input pulses at the PWM pin stop and stay below the lower  $V_{PWML}$  turn-off threshold (1.1V, typical) for the duration of the internal timeout standby delay ( $t_{TO\_STBY}$ , 90usec, typical), then the IC will automatically enter Low Power Standby Mode (Fig. 24). This will disable the gate drive and other internal circuitry and reduce the  $V_{CC}$  supply current to a low level (275uA, typical). When the PWM pulses restart, the IC will wake up instantly at the first rising edge of the PWM input and enter Normal Operating Mode again. To enable auto Standby Mode, the auto-standby mode pin ( $\overline{STBY}$ ) should always be connected to  $S_{GND}$  (set low). To disable auto Standby Mode,  $\overline{STBY}$  pin should be connected to the 5V pin (set high).




Fig. 24. Autonomous Low Power Standby Mode timing diagram

## 8.5. Programmable Turn-on dV/dt Control

During first start-up pulses or during hard-switching conditions, it is desirable to limit the slew rate (dV/dt) of the drain of the power FET during turn-on. This is necessary to reduce EMI or reduce circuit switching noise. To program the turn-on dV/dt rate of the internal power FET, a resistor ( $R_{DD}$ ) is placed in between the  $V_{DD}$  pin 30 and the  $R_{DD}$  pin 29. This resistor ( $R_{DD}$ ) sets the turn-on current of the internal gate driver and therefore sets the turn-on falling edge dV/dt rate of the drain of the power FET (Fig. 25).




Fig. 25. Turn-on dv/dt slew rate control

Final Datasheet 17 Rev Apr 17, 2024

## Programmable Turn-on dV/dt Control (Cont.)

The NV6132C has been configured for wider RDD resistor value range. This allows for super slow turn-on dV/dt control of the GaN Power FET to reduce EMI in certain applications. The table below (Table II) shows RDD range comparison for NV6132A and NV6132C versions.

GaN IC Revision	SYM	DESCRIPTION	Min	Max	Unit
NV6132A	RDD	Gate drive turn-on set resistor	0	500	Ω
NV6132C	RDD	Gate drive turn-on set resistor	0	1000	Ω

Table II. Recommended component values (Min, Typ and Max)

Final Datasheet 18 Rev Apr 17, 2024

## 8.6. GaNSense<sup>™</sup> Technology Loss-Less Current Sensing

For many applications it is necessary to sense the cycle-by-cycle current flowing through the power FET. Existing current sensing solutions include placing a current sensing resistor in between the source of the power FET and P<sub>GND</sub>. This resistor method increases system conduction power losses, creates a hotspot on the PCB, and lowers overall system efficiency. To eliminate this external resistor and hotspot, and increase system efficiency, this IC includes GaNSense<sup>TM</sup> Technology for integrated and accurate loss-less current sensing. The current flowing through the internal GaN power FET is sensed internally and then converted to a current at the current sensing output pin (CS). An external resistor (R<sub>SET</sub>) is connected from the CS pin to the S<sub>GND</sub> pin and is used to set the amplitude of the CS pin voltage signal (Fig. 26). This allows for the CS pin signal to programmed to work with different controllers with different current sensing input thresholds.




Fig. 26. Current sensing circuit and timing diagram

When comparing GaNSense<sup>TM</sup> Technology versus existing external resistor sensing method (Fig. 27), the total ON resistance,  $R_{ON(TOT)}$ , can be substantially reduced. For a 65W high-frequency QR flyback circuit, for example,  $R_{ON(TOT)}$  is reduced from 900m to 450m. The power loss savings by eliminating the external resistor results in a +0.5% efficiency benefit for the overall system.




Fig. 27. External resistor sensing vs. GaNSense™ Technology

Final Datasheet 19 Rev Apr 17, 2024

## GaNSense<sup>™</sup> Technology Loss-Less Current Sensing (cont.)

To select the correct  $R_{\text{SET}}$  resistor value, the following equation (Equation 1) can be used. This equation uses the equivalent desired external current sensing resistor value ( $R_{\text{CS}}$ ), together with the gain of the internal sensing circuitry, to generate the equivalent  $R_{\text{SET}}$  resistor value. This  $R_{\text{SET}}$  value will give then give the correct voltage level at the CS pin to be compatible with the internal current sensing threshold of the system controller.

$$I_{OUT} \ Ratio = rac{I_{DS}}{I_{CS}} = rac{1.6A}{0.00125A} = 1280$$
  $R_{SET} = 1280*R_{CS}$   $1280*450m\Omega = 576\Omega$ 

Equation 1. R<sub>SET</sub> resistor value equation

#### 8.7. Over Current Protection (OCP)

This GaN Power IC includes cycle-by-cycle over-current detection and protection (OCP) circuitry to protect the GaN power FET against high current levels. During the on-time of each switching cycle, should the peak current exceed the internal OCP threshold (1.9V, typical), then the internal gate drive will turn the GaN power FET off quickly and truncate the on-time period to prevent damage from occurring to the IC. The IC will then turn on again at the next PWM rising edge at the start of the next on-time period (Fig. 28). This OCP protection feature will self-protect the IC each switching cycle against fast peak over current events and greatly increase the robustness and reliability of the system. The actual peak current threshold can be calculated using Equation 2 and is a function of the internal current-sensing ratio and the external R<sub>SET</sub> resistor. The internal OCP threshold (1.9V, typical) is much higher than the OCP thresholds of many popular QR, ACF and PFC controllers. This ensures good compatibility of this IC with existing controllers without OCP threshold conflicts.




Fig. 28. OCP threshold timing diagram

$$I_{OCP} = \frac{[1.9 \text{ V} \times 1280]}{R_{SET}}$$

Equation 2. OCP current threshold equation

Final Datasheet 20 Rev Apr 17, 2024

### 8.8. Over Temperature Protection (OTP)

This GaN Power IC includes over-temperature detection and protection (OTP) circuitry to protect the IC against excessively high junction temperatures ( $T_J$ ). High junction temperatures can occur due to overload, high ambient temperatures, and/or poor thermal management. Should  $T_J$  exceed the internal  $T_{OTP+}$  threshold (165C, typical) then the IC will latch off safely. When  $T_J$  decreases again and falls below the internal  $T_{OTP-}$  threshold (105C, typical), then the OTP latch will be reset. Until then, internal OTP latch guaranteed to remain in the correct state while  $V_{CC}$  is greater than 5V. During an OTP event, this GaN IC will latch off and the system  $V_{CC}$  supply voltage will decrease due to the loss of the aux winding supply. The system  $V_{CC}$  will fall below the lower UV- threshold of the controller and the high-voltage start-up circuit will turn-on and  $V_{CC}$  will increase again (Fig. 29).  $V_{CC}$  will increase above the rising UV+ threshold and the controller turn on again and deliver PWM pulses again.




Fig. 29. OTP threshold timing diagram

Final Datasheet 21 Rev Apr 17, 2024

#### 8.9. Drain-to-Source Voltage Considerations

GaN Power ICs have been designed and tested to provide significant design margin to handle transient and continuous voltage conditions that are commonly seen in single-ended topologies, such as quasi-resonant (QR) flyback applications. The different voltage levels and recommended margins in a typical QR flyback can be analyzed using Fig. 30. When the device is switched off, the energy stored in the transformer leakage inductance will cause VDS to overshoot to the level of VSPIKE. The clamp circuit should be designed to control the magnitude of VSPIKE. After dissipation of the leakage energy, the device VDS will settle to the level of the bus voltage plus the reflected output voltage which is defined in Fig. 30 as VDS-OFF.

- For repetitive events, 80% derating should be applied from V<sub>DS (TRAN)</sub> rating (800V) to 640V max under the
  worst case operating conditions.
- It is recommended to design the system such that V<sub>DS-OFF</sub> is derated 80% from the V<sub>DS(CONT)</sub> (700V) max rating to 560V.
- For half-bridge based topologies, such as LLC, V<sub>DS</sub> voltage is clamped to the bus voltage. V<sub>DS</sub> should be designed such that it meets the V<sub>DS-OFF</sub> derating guideline (560V).
- Non-repetitive events are infrequent, one-time conditions such as line surge, ESD, and lightning. No derating from the V<sub>DS(TRAN)</sub> rating (800V) is needed for non-repetitive V<sub>SPIKE</sub> durations < 100 μs. The V<sub>DS(TRAN)</sub> rating (800V) allows for repetitive events that are <400ns, with 80% derating required (for example repetitive leakage inductance spikes).</li>




Fig. 30. QR flyback drain-to-source voltage stress diagram


Final Datasheet 22 Rev Apr 17, 2024

Large


#### 9. PCB Layout Guidelines

For best electrical and thermal results, these PCB layout guidelines (and 4 steps below) must be followed:


- 1) Place IC components as close as possible to the GaN IC. Place R<sub>SET</sub> resistor directly next to CS pin to minimize high frequency switching noise.
- 2) Connect the ground of IC components to  $S_{GND}$  pin 4 to minimize high frequency switching noise. Connect  $S_{GND}$  pin 4 directly to Source PAD underneath IC.
- 3) Route all connections on single layer. This allows for large thermal copper areas on other layers.
- 4) Place large copper areas on and around Source pad.
- 5) Place many thermal vias inside Source pad and inside source copper areas.
- 6) Place large as possible copper areas on all other layers (bottom, top, mid1, mid2).




**Step 1**. Place GaN IC and components on PCB. Place components as close as possible to IC!



**Step 2**. Route all connections on single layer. Make large copper areas on and around Source pad!




Step 3. Place many thermal vias inside source pad and inside source copper areas. (dia=0.65mm, hole=0.33mm, pitch=0.925mm, via wall=1mil)



**Step 4**. Place large copper areas on other layers. Make all thermal copper areas as large as possible!

Final Datasheet 23 Rev Apr 17, 2024

# 10. Recommended PCB Land Pattern




All dimensions are in mm

Final Datasheet 24 Rev Apr 17, 2024




## 11. Package Outline (Power QFN)



	SY	SYMBOL	MIN	MOM	MAX			SYMBOL	MIN	NOM	MAX
IOIAL IHICKNESS		A	8.0	0.85	6.0	- LD 612F	×	_	3.5	3.6	3.7
STANDOFF		A1	0.00	0.02	0.05	EP 312E	<b>\</b>	¥	4.1	4.2	4.3
MOLD THICKNESS		A2		0.65		LEAD LENGTH		1	0.55	9.0	0.65
L/F THICKNESS		A3		0.203 REF		HIGH VOLTAGE SPACING	NG	M	2.85	2.95	3.05
LEAD WIDTH		В	0.25	0.3	0.35	PACKAGE EDGE TOLERANCE	ANCE	aaa		0.1	
X		0		8.00 BSC		MOLD FLATNESS		qqq		0.1	
BODY SIZE Y		E		6.00 BSC		COPLANARITY		202		0.08	
LEAD PITCH		a		0.65 BSC		LEAD OFFSET		ppp		0.1	
						EXPOSED PAD OFFSET		eee		0.1	


## 12. Tape and Reel Dimensions




6.35 Ao = 8.35 Ba = 1.40 Ko =

## 12. Tape and Reel Dimensions (Cont.)

#### 7" Reel



13" Reel



## 13. Ordering Information

Part Number	Operating Temperature Grade	Storage Temperature Range	Package	MSL Rating	Packing (Tape & Reel)
NV6132C-RA	-55°C to +150°C Tcase	-55°C to +150°C T <sub>CASE</sub>	6 x 8 mm PQFN	3	1,000: 7" Reel
NV6132C	-55°C to +150°C T <sub>CASE</sub>	-55°C to +150°C T <sub>CASE</sub>	6 x 8 mm PQFN	3	5,000: 13" Reel

#### 14. 20-Year Limited Product Warranty

The 20-year limited warranty applies to all packaged Navitas GaNFast Power ICs in mass production, subject to the terms and conditions of, Navitas' express limited product warranty, available at <a href="https://navitassemi.com/terms-conditions">https://navitassemi.com/terms-conditions</a>. The warranted specifications include only the MIN and MAX values only listed in Absolute Maximum Ratings, ESD Ratings and Electrical Characteristics sections of this datasheet. Typical (TYP) values or other specifications are not warranted.



## 15. Revision History

Date	Status	Notes
Oct. 07, 2022	PRELIMINARY	Updated CAP and Switching Characteristics
Oct. 26, 2022	FINAL	Added Carbon Neutral Logo
Feb. 19, 2024	FINAL	Updated Abs Max & VDS considerations sections
Mar. 25, 2024	FINAL	Added GaNSense Half-Bridge IC recommendations
Apr. 17, 2024	FINAL	Updated VDSmax footnote (2), updated Drain-to-Source Voltage Considerations

#### **Additional Information**

DISCLAIMER Navitas Semiconductor (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties. Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems. Terms and Conditions.

Navitas Semiconductor, Navitas, GaNSense and associated logos are registered trademarks of Navitas.

Copyright ©2024 Navitas Semiconductor. All rights reserved

Contact info@navitassemi.com

Final Datasheet 28 Rev Apr 17, 2024