


1. Features

CARBON NEUTRAL Company

HFQR Flyback Controller IC

High Frequency QR Controller



- Wide VDD operating range from 6.5V to 78.5V
- Frequency hopping for better EMI performance
- Ultra-low standby power consumption (<20mW)
- Integrated over-voltage protection (OVP), under-voltage protection (UVP) and over-temperature protection (OTP)
- Adjustable thermal shut-down (SD) protection through external NTC thermistor
- Brown-in and brown-out protection
- Integrated high voltage (HV) startup & X-cap discharge
- Limit Power Source (LPS) with Power & Current Limit
- Cycle-by-cycle current limit (VCS_LIM)
- Current Sense Short Protection (CSSP)
- Secondary side rectifier short protection (SSSP)
- Accurate auto-restart / latch / long auto-restart modes

High Power Density

- > 1W/cc achievable power density
- · Small transformer size
- · Low component count

Product Reliability


· 20-year limited product warranty

2. Topologies / Applications

- USB PD/QC battery charger for portable devices
- High-efficiency AC/DC power adapter
- Power supply with fixed or variable output voltage

WARRANTY WARRANTY GanFast





SOIC-10 Package

Simplified Schematic

3. Description

The NV9510 IC family are HFQR Flyback controllers that enable high-frequency operation, wide VDD range, highvoltage start-up, and multi-mode operation. The NV9510 IC family includes short-circuit, over-temperature and LPS protection features to make the devices well suited for a bestin-class reliable system with ultra-low part-count BOM. The devices, with less than 20mW standby power, are optimized for high power density AC/DC power supplies. The NV9510 IC family supports a wide VDD operating range to cover variable output applications with USB-PD/PPS and DP/DN protocol communication. Small footprint SOIC-10 packaging enables designers to achieve simple, quick and reliable solutions. Navitas' GaN IC and controller technologies enable high frequencies, high efficiencies and low EMI to achieve unprecedented power densities at a very attractive cost structure.

4. Typical Applications Circuit




Figure 1. NV9510 Simplified HFQR Flyback Circuit Diagram




Figure 2. NV9510 Simplified Application Diagram (with X-cap Discharge Function)

Datasheet 2 Rev May. 25, 2023



5. Table of Contents

1. Features 1	9. Specifications
2. Topologies / Applications1	9.1 Absolute Maximum Ratings ₍₁₎
3. Description 1	9.2 Recommended Operating Conditions(2). 8
4. Typical Applications Circuit1	9.3 Electrical Specifications
5. Table of Contents3	9.4 Typical Characteristics Graphs 13
6. Ordering Information4	10. Function Description 15
7. Pin Configuration and Marking Diagram	11. Package Outline24
5	12. Tape and Reel Information 25
Pin Names and Descriptions5	13. 20-Year Limited Product Warranty 27
8. Internal Functional Block Diagram6	14. Revision History27




6. Ordering Information

Part Number	f _{S_BNK_MAX}	Key Function Descript	Operating Temperature Range	Package	Packing Method
NV9510SC02	129kHz	CCM / CC / DRV 6V			
NV9510SC06	129kHz	QR / PL+CC /DRV 6V			
NV9510SC21	129kHz	QR / PL+CC / DRV 6V / X-cap	-40°C to +125°C	10-Lead,	4K/Tape &
NV9510SC22	129kHz	CCM / CC /DRV 8V	-40°C t0 +125°C	SOIC	Reel
NV9510SC26	129kHz	QR / PL+CC /DRV 8V			
NV9510SC18	225kHz	QR/CC/ DRV 6V			

^{*}PL: Power Limit, CC: Constant Current (Current Limit)



7. Pin Configuration and Marking Diagram



Symbol	Content	
х	Device Code, 0=NV9510	
SC	Package Code, SC=SOIC	
XX	Trim Option Code	
NNNNNN	Lot Number	
YY	Year Code	
WW	Week Code	
G	Manufacture Code	
TT	Trace Code	

Figure 3. Pin Configuration (Top View)

Pin Names and Descriptions

Pin No.	Name	Description
1	VDD	Power Supply. IC operation current is supplied through this pin. Typically, this pin is connected to external V _{DD} capacitor. The device starts to operate when V _{DD} exceeds V _{DD_ON} .
2	FB	Feedback. Input for the internal PWM comparator.
3	SD	Shut Down. Typically, this pin is connected to a NTC thermistor. The device enters the fault mode if the voltage on this pin is pulled below the fault thresholds.
4	GND	Ground.
5	DMAG	Demagnetization Sense. This pin is used to detect resonant valleys for QR switching. It also detects the output voltage information, as well as the input voltage information for Brown-in & Brown-out protection.
6	cs	Current Sense. This pin detects the power FET current cycle by cycle when connected to a current-sense resistor.
7	DRV	Gate Drive Output. This pin is connected to the gate to drive power FET
8	VREG	LDO Output. Typically, this pin is connected to an external capacitor.
9	NC	Not Connect.
10	HV	High Voltage Startup. This pin is the input for the high voltage startup. It can connect to X-cap for X-cap discharge function(option).

Datasheet 5 Rev May. 25, 2023



8. Internal Functional Block Diagram




Figure 4. NV9510 Internal Function Block Diagram

Datasheet 6 Rev May. 25, 2023



9. Specifications

9.1 Absolute Maximum Ratings(1)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	F	Parameter	Min.	Max.	Unit
V _{HV}	HV Pin Input Voltage		-0.3	700	V
V _{AUX}	AUX Pin Input Voltage		-0.3	30	V
Vst	ST Pin Input Voltage		-0.3	30	V
V_{VDD}	VDD DC Supply Voltage		-0.3	80	V
V_{DRV}	DRV Pin Output Voltage		-0.3	12	V
Vcs	CS Pin Input Voltage		-0.3	5.5	V
V_{FB}	FB Pin Input Voltage		-0.3	5.5	V
V _{DMAG}	DMAG Pin Input Voltage		-0.3	5.5	V
V _{SD}	SD Pin Input Voltage		-0.3	5.5	V
V_{REG}	VREG Pin Output Voltage		-0.3	13.5	V
θ_{JA}	Thermal Resistance (Junction-to-Ambient) SOIC-10			158.3	°C/W
θις	Thermal Resistance (Junction-to-Case) SOIC-10			95.6	°C/W
TJ	Operating Junction Tempera	ture	-40	150	°C
T _{STG}	Storage Temperature Range		-40	150	°C
TL	Lead Temperature (Soldering	g) 10 Seconds		260	°C
ESD	Electrostatic Discharge	Human Body Mode, ANSI/ESDA/JEDEC JS-001-2017 (Including All Pin)		2.0	kV
	Capability	Charge Device Mode, ANSI/ESDA/JEDEC JS-001-2018		2.0	kV

Notes (1):

Datasheet 7 Rev May. 25, 2023

Stress beyond those listed under absolute maximum ratings may cause permanent damage to the device.



9.2 Recommended Operating Conditions(2)

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Elevation does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{HV}	HV Pin Supply Voltage	-0.3		450	V
V_{VDD}	VDD Pin Supply Voltage	-0.3		75	V
Vcs	CS Pin Supply Voltage	-0.3		5	V
V_{FB}	FB Pin Supply Voltage	-0.3		5	V
V _{DMAG}	DMAG Pin Supply Voltage	-0.3		5	V
V _{SD}	SD Pin Supply Voltage	-0.3		5	V

Notes (2):

9.3 Electrical Specifications

 V_{DD} (Typ.) = 12V, T_A =-40°C to 125°C, and T_A (Typ.) =25°C, unless otherwise specified.

Parameter		Test Conditions	Min.	Type.	Max.	Unit
HV Section (N)	/9510)			<u> </u>		
I _{HV}	Supply Current Drawn from HV Pin	V _{HV} =120V, V _{DD} =0V	5		20	mA
IHv_LC	Leakage Current Drawn from HV Pin	V _{HV} =700V, V _{DD} =V _{DD_UVLO} +1V			3.5	μA
tHV_LINE_Removal	Timer Duration for No Line Detection	X-cap Discharge Function	25	32	35	ms
t HV_DIS	Discharge Timer Duration	X-cap Discharge Function		312		ms
VDD Section						
V_{DD_ON}	V _{DD} Turn-On Threshold Voltage	V _{DD} Rising	12.0	13.5	15.0	V
V _{DD_UVLO}	V _{DD} UVLO Threshold Voltage		6.2	6.5	6.8	V
I _{DD_ST}	Startup Current		0.5	2	5	μA
I _{DD_OP}	Operating Supply Current	No DRV Switching	0.40	0.65	0.90	mA
I _{DD_DPGN}	Operating Supply Current in Deep Green-Mode		200	300	400	μΑ
t _{D_DPGN}	Debounce Time to Enter Deep Green Mode		380	480	580	μs
$V_{DD_OVP}^{(3)}$	V _{DD} Over-Voltage- Protection Threshold	Ta=25°C	77	78.5	80	٧
t _{D_UVLO} (3)	UVLO De-bounce Time			10		μs
t _{D_VDD_OVP} (3)	V _{DD} Over-Voltage- Protection De-bounce Time			32		μs
tvdd_lar	Long Auto-Restart Mode Time	Trim Option	2.08	2.64	3.20	S

Datasheet 8 Rev May. 25, 2023

Functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied, exposure to absolute maximum rated conditions of extended periods may affect device reliability.
All voltage values are with respect to the normal operation ambient temperature range is from -40°C to +125°C unless
otherwise noted.



Parameter		Test Conditions	Min.	Type.	Max.	Unit
VREG Section						
$V_{REG}^{(3)}$	V _{REG} output voltage	V _{DD} =12V@ V _{REG} =6.25V option	5.90	6.25	6.60	V
V REG V /	VREG Output Voltage	V _{DD} =15V@ V _{REG} =12V option	11	12	13	V
45	V _{REG} with 5mA Load	V_{REG} = 6.25 V , I_{OUT} = 5 mA	5.85	6.25	6.60	V
VREG_5mA ⁽³⁾	Current	V _{REG} = 12V, V _{DD} =15V, I _{OUT} = 5mA	10.9	12	13	V
Oscillator Sect	tion					
fs_bnk_max_ll	Maximum Blanking Frequency at Low Line	fs_bnk_max = 129kHz	121	129	137	kHz
13_BINK_WAX_LL	Input Voltage	f _{S_BNK_MAX} = 225kHz	202	225	248	kHz
fo page 1444 111	Maximum Blanking Frequency at High Line	fs_bnk_max = 129kHz	93	100	107	kHz
fs_bnk_max_hl	Input Voltage	fs_bnk_max = 225kHz	147	164	182	kHz
fs_bnk_max_ccm	Maximum Blanking Frequency in CCM	f _{S_BNK_MAX} = 129kHz	93	100	107	kHz
fs_tmo	Minimum Time-Out PWM Frequency		23	25	27	kHz
ton max	Maximum PWM ON Time	fs_BNK_MAX = 129kHz	16.0	17.7	19.4	μs
D _{MAX}	Maximum Duty Cycle	fs_bnk_max = 225kHz	9.5 72	10.5 75	11.5 78	μs %
m _{slp} (3)	Slope Compensation		12	60	70	mv/µs
	Current Sense Jitter	Default		5.0		%
$\Delta V_{JIT}{}^{(3)}$	Range	Dordan		10.0		%
T _{JIT}	Frequency Jitter Period		2.22	2.56	2.90	ms
Feedback Sect	tion					
V _{FB_OPEN}	FB Open Voltage		4.70	5.05	5.40	V
Z_{FB}	FB Pull Up Resistor		36	42	48	kΩ
A _{V_HV} (3)	FB Voltage Attenuation Factor at High Output Voltage	fs_BNK_MAX = 129kHz (V _{DMAG} > 1.75V)		0.225		V/V
A _{V_LV} (3)	FB Voltage Attenuation Factor at Low Output Voltage	fs_BNK_MAX = 129kHz (V _{DMAG} < 1.6V)		0.200		V/V
A _V ⁽³⁾	FB Voltage Attenuation Factor	fs_bnk_max = 225kHz		0.175		V/V
Vfb_bst_ent	FB Threshold for Burst Mode Entry		0.50	0.55	0.60	V
V _{FB_BST_EXT}	FB Threshold for Burst Mode Exit		0.55	0.60	0.65	V
		fs_BNK_MAX = 129kHz	2.24	2.30	2.38	V
V _{FB_BNK_STR}	Frequency Foldback Start Point	fs_bnk_max = 225kHz at low line	2.592	2.692	2.792	V
	Point	fs_BNK_MAX = 225kHz at high line	3.058	3.158	3.258	V



Parameter		Test Conditions	Min.	Type.	Max.	Unit
Feedback Sect					•	
V _{FB_BNK_END_L}	Frequency Foldback End Point at Low Line	f _{S_BNK_MAX} = 129kHz	1.34	1.394	1.48	V
- 1 b_b\\\E\\	Input Voltage	fs_BNK_MAX = 225kHz	1.10	1.154	1.30	V
	Frequency Foldback	fs_bnk_max = 129kHz	1.39	1.456	1.53	V
Vfb_bnk_end_h	End Point at High Line Input Voltage	fs_BNK_MAX = 225kHz	1.10	1.151	1.30	V
V _{FB_CSMIN_H} (3)	V _{CS_MIN} Foldback High Threshold Voltage	fs_BNK_MAX = 225kHz		1.500		V
V _{FB_CSMIN_L} (3)	V _{CS_MIN} Foldback Low Threshold Voltage	f _{S_BNK_MAX} = 225kHz		0.750		V
DMAG Section					•	
I _{DMAG_BRI}	Current Threshold for Brown-In		0.43	0.48	0.53	mA
N BRI ⁽³⁾	Debounce Cycle for Brown-In			4		Cycle
IDMAG_BRO	Current Threshold for Brown-Out		0.31	0.36	0.41	mA
t _{D_BRO} (3)	Debounce time for Brown-Out			16.5		ms
I _{DMAG_HL} ⁽³⁾	Current Threshold for High Line		1.044	1.16	1.276	mA
$N_{\text{HL_ENT}}$ (3)	Debounce Cycle for High Line Entry			4		Cycle
I _{DMAG_LL} (3)	Current Threshold for Low Line		0.936	1.04	1.144	mA
t _{D_LL_ENT} (3)	Debounce time for Low Line Entry		12.9	16.5	18.6	ms
t _{DMAG_BNK_L} (3)	DMAG Sampling Blanking Time	(V _{FB} < 1.5V)	0.97	1.10	1.23	μs
t _{DMAG_BNK_M} (3)	DMAG Sampling Blanking Time	(V _{FB} > 1.6V)	1.50	1.65	1.85	μs
V_{DMAG_HV}	V _{DMAG} Threshold for High Output		1.35	1.45	1.55	V
VDMAG_LV_HYS (3)	V _{DMAG} Hysteresis Threshold for Low Output		0.10	0.15	0.20	V
V_{DMAG_UVP}	V _{DMAG} Under-Voltage- Protection Threshold		0.350	0.425	0.500	V
N _{DMAG_UVP} (3)	Debounce Cycle for VDMAG_UVP			4		Cycle
tvdmag_uvp_bnk	V _{DMAG_UVP} Blanking Time during Start-up		25	32	36	ms
V _{DMAG_OVP}	V _{DMAG} Over-Voltage- Protection Threshold		3.45	3.55	3.65	V
N _{DMAG_OVP} (3)	Debounce Cycle for VDMAG_OVP			4		Cycle



Parameter		Test Conditions	Min.	Type.	Max.	Unit
Current Sense Se	ction					
Vcs_lim	Maximum Current Sense Limit		0.620	0.650	0.680	V
Vcs_міn_н	Minimum Current Sense Limit at High Output Voltage		0.195	0.225	0.255	V
Vcs_min_L	Minimum Current Sense Limit at Low Output Voltage		0.145	0.175	0.205	V
Vcs_min_fb_str_ll_h	Feedback of V _{CS_MIN} Foldback Start Point at Low Line and High Output Voltage	fs_BNK_MAX = 225kHz		0.425		V
Vcs_min_fb_str_ll_l	Feedback of V _{CS_MIN} Foldback Start Point at Low Line and Low Output Voltage	fs_BNK_MAX = 225kHz		0.375		V
Vcs_min_fb_str_hl_h	Feedback of V _{CS_MIN} Foldback Start Point at High Line and High Output Voltage	fs_BNK_MAX = 225kHz		0.525		V
Vcs_min_fb_str_hl_l	Feedback of V _{CS_MIN} Foldback Start Point at High Line and Low Output Voltage	fs_BNK_MAX = 225kHz		0.475		V
t _{LEB} (3)	Leading Edge Blanking Time	T _A =25°C	200	295	800	ns
t _{PD} ⁽³⁾	Propagation Delay			50	150	ns
V _{CSSP}	CS Threshold for CS Short Circuit Protection		0.12	0.15	0.18	V
td_cssp_min (3)	Debounce Time for CSSP Trigger Minimum Period			2.2		μs
V _{CS_SSSP}	CS Threshold for SSSP		1.05	1.10	1.15	V
Ncs_sssp (3)	Debounce Cycle for SSSP Protection Trigger			2		Cycle
t _{D_SSSP} (3)	Debounce Time for SSSP Protection Trigger	T _A =25°C	100	200	400	ns




Parameter		Test Conditions	Min.	Type.	Max.	Unit
Gate Driver Sect	ion	•				
VCLAMP (3)	Driver Output Clamping	V _{REG} = 6.25V	5.85	6	6.6	V
V CLAMP (°)	Voltage	V _{REG} = 12V	7.3	8	9	V
t _{R_DRV}	Driver Output Rising time from 10% to 90%			65	170	ns
t _{F_DRV}	Driver Output Falling time from 90% to 10%			20	40	ns
Over-Temperatur	re Protection Section					
T _{OTP} (3)	Over-Temperature- Protection Threshold		125	140		°C
$\Delta T_{OTP}^{(3)}$	Over-Temperature- Protection Hysteresis			20		°C
Shut-Down Secti	on	•	•	•	•	
V _{TH_SD}	Threshold Voltage for Shut-Down Trigger		0.95	1.00	1.05	V
V _{TH_SD_STR}	Threshold Voltage for Shut-Down Trigger at Start-up		1.05	1.10	1.15	V
I _{SD}	SD Pin Source Current		47.5	50.0	52.5	μA
t _{D_SD}	Debounce Time for Shut- Down Trigger		280	400	520	μs


Note (3):

Guaranteed by design



9.4 Typical Characteristics Graphs










Figure 9. V_{FB_BST_ENT}










Figure 10. $V_{FB_BST_EXT}$


0.5








-40°C -30°C -15°C 0°C 25°C 50°C 75°C 85°C 100°C 125°C

Temperature (°C)












Figure 16. V_{TH_SD}



10. Function Description

The following functional description contains additional information regarding the IC operating modes and pin functionality.

Basic Operation

NV9510 family ICs are offline Flyback controllers which operate in quasi-resonant (QR) mode and significantly enhance system efficiency and power density. It regulates the output based on the load condition through opto-coupler feedback circuitry.

The QR resonant frequency is determined by the transformer magnetizing inductance (L_m) and the primary side effective capacitance (C_{oss-eff}).

$$C_{oss-eff} = C_{oss-FET} + C_{parasitic} + C_{transformer}$$
 (Equation 1)

$$t_{resonance} = 2\pi\sqrt{L_m \times C_{oss-eff}}$$
 (Equation 2)

For the heavy load condition (e.g. $50\%\sim100\%$ of full load), the blanking time for the valley detection is fixed such that the switching time is between $1/f_{S_BNK_MAX_LL(HL)}$ and $1/f_{S_BNK_MAX_LL(HL)}$ + $t_{resonance}$ as shown in Figure 19. The primary side peak current is modulated by the feedback voltage. For the medium load condition (e.g. $25\%\sim50\%$ of full load), the blanking time is modulated as a function of load current such that the upper limit of the blanking frequency varies from $f_{S_BNK_MAX_LL(HL)}$ as load decreases. The blanking frequency reduction stop point is f_{S_TMO} . For the light load condition (e.g. $5\%\sim25\%$), the blanking time is fixed such that the switching time is between $1/f_{S_TMO}$ and $1/f_{S_TMO}$ + $t_{resonance}$ and the primary side peak current is modulated by the function of V_{CS_MIN} modulation, as shown in Figure .

NV9510 family ICs also have ability to operate in CCM. When the device enters CCM, the maximum blanking frequency is limited at f_{S_BNK_MAX_CCM}.




Figure 17 Frequency Fold-Back Operation

Datasheet 15 Rev May. 25, 2023



Burst Mode

As shown in Figure 18, when feedback voltage V_{FB} drops below V_{FB_BST_ENT} at light load, the PWM output shuts off and the output voltage drops at a rate depending on the load current level. Thereafter, feedback voltage V_{FB} rises. Once V_{FB} exceeds V_{FB_BST_EXT}, NV9510 family products resume switching and the switch peak currents is limited by V_{CS_MIN}. If more power is delivered to the load than required, V_{FB} voltage will decrease. Once V_{FB} voltage is pulled below V_{FB_BST_ENT}, switching stops again. In this manner, the burst mode operation alternately enables and disables switching of the FET to regulate the output and in the meanwhile reduce the switching losses.




Figure 18 Burst Mode Operation

Deep Green Mode

NV9510 family ICs enter the deep green mode if V_{FB} voltage stays below V_{FB_BST_ENT} for more than t_{D_DPGN} (480µs). In the deep green mode, the IC operating current is reduced to I_{DD_DPGN} (300µA) to minimize power consumption. IC resumes switching with normal operating current I_{DD_OP} once V_{FB} voltage rises above V_{FB_BST_EXT}.

Valley Detection

NV9510 family valley detection is achieved by monitoring V_{DMAG} voltage, which is the divided auxiliary winding voltage by R_{DMAG1} and R_{DMAG2} as shown in Figure . One ceramic capacitor (C_{DMAG}) less than 10 pF is recommended to filter out the noise if PCB noise coupling is observed.




Figure 19 Valley Detection Circuit

Datasheet 16 Rev May. 25, 2023



Inherent Frequency Jitter

In Flyback application, the DC ripple (Δ VDC) of bulk capacitor at the low line application is larger than at the high line application as shown in Figure . This large DC ripple will result in switching frequency variation for a valley switched converter. The frequency variation scatters EMI noise over the nearby frequency band, allowing compliance with EMI requirement easily. Therefore, the EMI performance at the low line application is easy to comply with EMI limitation naturally. However, at the high line application, the DC ripple is relatively small and consequently the EMI performance may suffer. To maintain good EMI performance across over the universal input, a frequency jitter is implemented in the NV9510 family products.




Figure 20 Inherent Frequency Jitter

Output Voltage Detection

Figure shows the DMAG voltage ($V_{DMAG-S/H}$) is sampled at the end of t_{DMAG_BNK} to avoid sampling error. The DMAG voltage should be set based on the transformer turn ratio, the voltage divider resistors R_{DMAG2} & R_{DMAG1} and the specified IC parameter DMAG sampling normalization ratio, Ratio_{DMAG} (0.16).

$$Ratio_{DMAG} = \frac{V_{DMAG-S/H}}{V_O} = \frac{N_A}{N_S} \times \frac{R_{DMAG2}}{R_{DMAG1} + R_{DMAG2}} = 0.16 \tag{Equation 3}$$




Figure 21 Output Voltage Detection

Datasheet 17 Rev May. 25, 2023



Line Voltage Detection

As illustrated in Figure , NV9510 family products indirectly senses the line voltage through DMAG pin during FET turn-on period. During the FET conduction time, the line voltage detector clamps DMAG pin voltage at 0V. The auxiliary winding voltage, V_{AUX}, is proportional to the input bulk capacitor voltage, V_{BLK}. So current I_{DMAG} flowing out of DMAG pin is expressed as:

$$I_{DMAG} = \frac{V_{BLK}}{R_{DMAG1}} \times \frac{N_A}{N_P}$$
 (Equation 4)

IDMAG current, reflecting the line voltage information, is used for the brown-in and brown-out protection.




Figure 22 Line Voltage Detection Circuit

LPS Function

The NV9510 family products incorporates built-in power limit (PL) and current limit (CC) circuits to limit output power in the event of the protocol IC becoming malfunction. As Figure 23 shows, when output voltage is equal and lower than 11V, the LPS is controlled by CC; when higher than 11V, the LPS is controlled by PL and CC or CC only. The LPS can be adjusted by current sense resistance, it is recommended to have 10~15% margin.




Figure 23 LPS vs. Rcs

Datasheet 18 Rev May. 25, 2023



HV Startup

During startup, the internal HV startup circuit is enabled and the bulk capacitor voltage supplies the current, I_{HV} , to charge hold-up capacitor C_{VDD} through R_{HV} (100kohm is recommended). When V_{DD} voltage reaches V_{DD_ON} , the HV startup circuit is disabled. The IC starts PWM switching and senses DMAG signal to check the brown-in condition. If the brown-in is not detected, the IC enters the auto-restart mode.

NV9510 integrates X-cap discharge function by connect one resistor from X-cap to HV pin as shown in Figure 24. The removal of line voltage (such as unplug) is detected by X-cap voltage detector. Once unplug detected, a debounce timer the the line removal (32ms) starts to make sure the unplug event is valid. After the line removal (32ms) debounce timer, unplug event is confirmed and NV9510 enters protection. The PWM control block will be disabled, a built-in discharge path from X-cap through R_{HV} to HV pin will be enabled, and the discharge timer the line removal through the line removal (32ms) and the discharge timer the line removal (32ms) debounce timer, unplug event is confirmed and NV9510 enters protection. The PWM control block will be disabled, a built-in discharge path from X-cap through R_{HV} to HV pin will be enabled, and the discharge timer the line removal of the line removal (32ms) through the line removal (32ms) debounce timer, unplug event is confirmed and NV9510 enters protection. The PWM control block will be disabled, a built-in discharge timer the line removal (32ms) through the line removal (32ms) debounce timer, unplug event is confirmed and NV9510 enters protection. The PWM control block will be disabled, a built-in discharge timer the line removal (32ms) through the line removal (32ms) through the line removal (32ms) debounce timer the line removal (32ms) through the line removal (32ms) throu




Figure 24 X-cap discharge circuit

Protection Description

NV9510 family products protection functions include VDD over-voltage protection (VDD-OVP), Brown-out protection, DMAG over-voltage protection (DMAG-OVP), DMAG under-voltage protection (DMAG-UVP), IC internal over-temperature protection (OTP), IC external thermal shut-down (SD). The brown-out protection is implemented with auto-restart mode. The VDD-OVP, DMAG-OVP and external SD protection can be configured with auto-restart or latch mode. The DMAG-UVP can be configured with auto-restart or long auto-restart mode.

When the long auto-restart mode protection is triggered, the DRV is turned off for a time period of t_{VDD_LAR} (2.64s). After t_{VDD_LAR} , if VDD rises above V_{DD_ON} , NV9510 family products resume normal operation as shown in Figure .

Datasheet 19 Rev May. 25, 2023




Figure 25 Auto-Restart Long AR Mode

VDD-OVP

VDD-OVP prevents IC damage from over voltage stress when abnormal system conditions occur. When VDD voltage exceeds V_{DD_OVP} (78.5V) for the debounce time $t_{D_VDD_OVP}$ (32µs), the VDD-OVP protection is triggered, the device enters the auto-restart mode or latch mode.

Brown-in & Brown-out

The sensed line voltage information is used for the brown-in and brown-out protection. During FET conduction time, when the current, I_{DMAG}, flowing out of DMAG pin is higher than 0.48mA for 4 debounce cycles, the brown-in is enabled. The input bulk capacitor voltage level to enable the brown-in is given as:

$$V_{\text{BLK_Brownin}} = 0.48 \text{mA} \times \frac{R_{\text{DMAG1}}}{N_{\text{A}}/N_{\text{P}}}$$
 (Equation 5)

When I_{DMAG} is lower than 0.36mA for longer than 16.5ms, the brown-out is triggered. The input bulk capacitor voltage level to trigger the brown-out protection is given as:

$$V_{\text{BLK_Brownout}} = 0.36\text{mA} \times \frac{R_{\text{DMAG1}}}{N_{\text{A}}/N_{\text{P}}}$$
 (Equation 6)

IC Internal OTP

The internal temperature-sensing circuit disables the PWM output if the junction temperature exceeds 140°C (T_{OTP}), and the IC enters protection mode.

Datasheet 20 Rev May. 25, 2023



DMAG-OVP

DMAG-OVP prevents IC damage caused by the output over voltage.

Figure shows the internal circuit of DMAG-OVP. When abnormal system conditions occur and cause DMAG oltage to exceed V_{DMAG_OVP} (3.55V) for more than 4 consecutive switching cycles (N_{DMAG_OVP}), PWM pulses are disabled and the IC enters the auto-restart mode or the latch mode. Usually, DMAG over voltage protection is caused by an open circuit of the secondary side feedback network or a fault condition of the DMAG voltage divider resistors.

For DMAG voltage divider design, R_{DMAG1} is obtained from Equation 5, and R_{DMAG2} is determined by Equation 3. The output over voltage protection level, V_{O_OVP}, can be determined by Equation 7.

$$V_{O_{-}OVP} = \frac{N_S}{N_A} \times (1 + \frac{R_{DMAG1}}{R_{DMAG2}}) \times V_{DMAG_{-}OVP}$$
 (Equation 7)




Figure 26 DMAG Over Voltage Protection Circuit

DMAG-UVP

In the event with shorted output, the output voltage will drop and the primary peak current will increase. To prevent operation for a long time under this condition, NV9510 family incorporate the under voltage protection through DMAG pin (DMAG-UVP).

Figure shows the internal circuit for DMAG-UVP. By sampling the auxiliary winding voltage on DMAG pin at the end of the secondary-side rectifier conduction time, the output voltage is indirectly sensed. When DMAG voltage is less than V_{DMAG_UVP} (0.425V) and longer than debounce cycles N_{DMAG_UVP}, DMAG UVP is triggered and the IC enters the auto-restart mode or the long auto-restart mode.

The output under voltage protection level, V_{O_UVP}, can be determined by Equation 8.

$$V_{O_UVP} = \frac{N_S}{N_A} \times (1 + \frac{R_{DMAG1}}{R_{DMAG2}}) \times V_{DMAG_UVP}$$
 (Equation 8)

To avoid DMAG-UVP triggering during the startup sequence, startup blanking time tvdmag_uvp_bnk (32ms) is incorporated for system power on.

Datasheet 21 Rev May. 25, 2023




Figure 27 DMAG Under Voltage Protection Circuit

External Thermal Shut-down

During the startup, when VDD voltage reaches V_{DD_ON} , the shut-down trigger level is set at $V_{TH_SD_STR}$ (1.1V). After startup, the trigger level is changed to V_{TH_SD} (1.0V). By pulling down SD pin voltage below threshold voltage V_{TH_SD} (1.0V), the shut-down can be triggered externally and the IC will enter the auto-restart or the latch mode as shown in

Figure . There is an internal constant current source I_{SD} (50µA) that is connected to SD pin. So an external OTP function can be implemented by connecting a NTC thermistor between SD pin and ground. The resistance of the NTC thermistor becomes smaller as the ambient temperature increases, therefore the voltage at SD pin will decrease. When the voltage is below the threshold voltage, V_{TH_SD} (1.0V), for debounce time of t_{D_SD} (400µs), the OTP protection is triggered. A capacitor may also be placed in parallel with the NTC thermistor to further improve the noise immunity.




Figure 28 External OTP by SD Pin

Datasheet 22 Rev May. 25, 2023



Cycle by Cycle Current Limit

Under certain operation condition, such as the startup or the overload condition, the feedback control loop can be saturated and is unable to control the primary peak current. To limit the current under such conditions, NV9510 family products incorporate the cycle by cycle current limit protection which forces the DRV switch turn off when CS pin voltage reaches the current limit threshold, V_{CS_LIM}.

Current Sense Short Circuit Protection (CSSP)

NV9510 family has CSSP function. When abnormal system conditions occur, In case after debounce time CS pin voltage is still lower than 0.15V ,DRV switch turn on time will be limited to limit output power.


Secondary Side Rectifier Short Protection (SSSP)


When the secondary-side rectifier is damaged, the primary-side switch current will increase dramatically within the leading-edge blanking time. To limit the switch current during such conditions, NV9510 family products incorporate SSSP function which forces the DRV Switch to turn off when CS pin voltage reaches 1.1V. After 2 switching cycle, the IC will enter the auto-restart mode.


Datasheet 23 Rev May. 25, 2023




11. Package Outline










STMBOLS	STANDARD		
OTWIDOLO	MIN.	MAX.	
Α	-	1.75	
A1	0.10	0.25	
A2	1.25	-	
b	0.30	0.45	
С	0.10	0.25	
D	4.90 BSC		
E	6.00	BSC	
E1	3.90	BSC	
е	1.00	BSC	
Ĺ	0.40	1.27	
h	0.25 0.50		
θ°	0 8		


VARIATIONS (ALL DIMENSIONS SHOW IN MM)



12. Tape and Reel Information



Nominal Hub Width	W1	W2 MAX
12mm	12.8mm +1.6 / -0.4	18.4mm



⊕ ⊕ Ao = 6.50 Bo = 5.20 Ko = 2.10 Kl = 1.70



13. 20-Year Limited Product Warranty

The 20-year limited warranty applies to all packaged Navitas GaNFast Power ICs, GaN Controller Co-pak ICs, and Controller ICs in mass production, subject to the terms and conditions of, Navitas' express limited product warranty, available at https://navitassemi.com/terms-conditions. The warranted specifications include only the MIN and MAX values only listed in Absolute Maximum Ratings and Electrical Characteristics sections of this datasheet. Typical (TYP) values or other specifications are not warranted.



14. Revision History

Date	Status	Notes
May. 12, 2023	DATASHEET	First publication
May. 25, 2023	DATASHEET	 Modify part number. Modify block diagram. Add critical specification range.

Additional Information

DISCLAIMER Navitas Semiconductor (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties. Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems. Terms and Conditions.

Navitas Semiconductor, Navitas, GaNFast, GaNSense and associated logos are registered trademarks of Navitas.

Copyright ©2023 Navitas Semiconductor. All rights reserved

Contact info@navitassemi.com

Datasheet 27 Rev May. 25, 2023