


#### **Features**

## DRAN **FUTRAL** Company CarbonNeutral.com

# **HFQR Flyback** Controller IC





**SOIC-10 Package** 

Simplified Schematic

High efficiency across universal input and full load range by hybrid QR and **CCM** operation

**High Frequency QR Controller** 

- Wide VDD operating range from 6.5V to 78.5V
- Frequency hopping for better EMI performance
- Ultra-low standby power consumption (<20mW)
- Integrated over-voltage protection (OVP), under-voltage protection (UVP) and over-temperature protection (OTP)
- Adjustable thermal shut-down (SD) protection through external NTC thermistor
- Brown-in and brown-out protection
- Integrated high voltage (HV) startup & X-cap discharge
- Limit Power Source (LPS) with Power & Current Limit
- Cycle-by-cycle current limit (VCS\_LIM)
- Current Sense Short Protection (CSSP)
- Secondary side diode short protection (SSSP)
- External depletion MOSFET startup (NV9512)
- Accurate auto-restart / latch / long auto-restart modes

#### **High Power Density**

- > 1W/cc achievable power density
- · Small transformer size
- · Low component count

#### **Product Reliability**

· 20-year limited product warranty

#### **Topologies / Applications**

- USB PD/QC battery charger for portable devices
- High-efficiency AC/DC power adapter
- Power supply with fixed or variable output voltage

### **Description**

The NV9510/12 IC family are HFQR Flyback controllers that enable high-frequency operation, wide VDD range, highvoltage start-up, and multi-mode operation. The NV9510 IC family includes short-circuit, over-temperature and LPS protection features to make the devices well suited for a bestin-class reliable system with ultra-low part-count BOM. The devices, with less than 20mW standby power, are optimized for high power density AC/DC power supplies. The NV9510 IC family supports a wide VDD operating range to cover variable output applications with USB-PD/PPS and DP/DN protocol communication. Small footprint SOIC-10 packaging enables designers to achieve simple, quick and solutions. Navitas' GaN IC and controller technologies enable high frequencies, high efficiencies and low EMI to achieve unprecedented power densities at a very attractive cost structure.




Figure 1. NV9510 Simplified HFQR Flyback Circuit Diagram




Figure 2. NV9510 Simplified Application Diagram (with X-cap Discharge Function)




Figure 3. NV9512 Simplified Application Diagram

Preliminary Datasheet 2 Rev Feb. 24, 2023




# **Ordering Information**

Part Number	fs_BNK_MAX	Key Function Descript	Operating Temperature Range	Package	Packing Method
NV9510SC02	129kHz	CCM / CC / GaNFET			
NV9510SC06	129kHz	QR / PL+CC / GaNFET			
NV9510SC07	82kHz	CCM / CC / MOSFET		10 Lood	4K/Tape &
NV9510SC14	225kHz	QR / PL+CC / MOSFET	-40°C to +125°C	10-Lead, SOIC	Reel
NV9510SC21	129kHz	QR / PL+CC / GaNFET		3010	Reel
11195103021	1298112	/ X-cap			
NV9512SC05	82kHz	CCM / CC / MOSFET			

<sup>\*</sup>PL: Power Limit, CC: Constant Current (Current Limit)



# **Pin Configuration and Marking Diagram**



Symbol	Content	
х	Device Code, 0=NV9510; 2=NV9512	
SC	Package Code, SC=SOIC	
XX	Trim Option Code	
NNNNNN	Lot Number	
YY	Year Code	
WW	Week Code	
G	Manufacture Code	
TT	Trace Code	

Figure 4. Pin Configuration (Top View)

# **Pin Names and Descriptions**

Pin No.	Name	Description
1	VDD	<b>Power Supply.</b> IC operation current is supplied through this pin. Typically, this pin is connected to external V <sub>DD</sub> capacitor. The device starts to operate when V <sub>DD</sub> exceeds 13.5V.
2	FB	Feedback. Input for the internal PWM comparator.
3	SD	<b>Shut Down.</b> Typically, this pin is connected to a NTC thermistor. The device enters the fault mode if the voltage on this pin is pulled below the fault thresholds.
4	GND	Ground.
5	DMAG	<b>Demagnetization Sense.</b> This pin is used to detect resonant valleys for QR switching. It also detects the output voltage information, as well as the input voltage information for Brown-in & Brown-out protection.
6	cs	<b>Current Sense.</b> This pin detects the GaN FET or MOSFET current cycle by cycle when connected to a current-sense resistor.
7	DRV	Gate Drive Output. This pin is connected to the gate to drive GaN FET or MOSFET.
8	VREG	LDO Output. Typically, this pin is connected to an external capacitor.
	NC (NV9510)	Not Connect.
9	AUX (NV9512)	Auxiliary Control. This pin is connected to gate of external depletion MOSFET.
10	HV (NV9510)	<b>High Voltage Startup.</b> This pin is the input for the high voltage startup. It can connect to X-cap for X-cap discharge function.
10	ST (NV9512)	<b>High Voltage Startup.</b> This pin is connected to depletion MOSFET source terminal for current path to VDD.

Preliminary Datasheet 4 Rev Feb. 24, 2023



# **Internal Functional Block Diagram**




Figure 5. NV9510 Internal Function Block Diagram




Figure 6. NV9512 Internal Function Block Diagram



#### **Electrical Characteristics**

## Absolute Maximum Ratings (1)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	F	Parameter	Min.	Max.	Unit
V <sub>HV</sub>	HV Pin Input Voltage		-0.3	700	V
V <sub>AUX</sub>	AUX Pin Input Voltage		-0.3	30	V
Vst	ST Pin Input Voltage		-0.3	30	V
$V_{VDD}$	VDD DC Supply Voltage		-0.3	80	V
$V_{DRV}$	DRV Pin Output Voltage		-0.3	12	V
Vcs	CS Pin Input Voltage		-0.3	5.5	V
V <sub>FB</sub>	FB Pin Input Voltage		-0.3	5.5	V
$V_{DMAG}$	DMAG Pin Input Voltage		-0.3	5.5	V
V <sub>SD</sub>	SD Pin Input Voltage		-0.3	5.5	V
V <sub>REG</sub>	VREG Pin Output Voltage		-0.3	7	V
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) SOIC-10		-	158.3	°C/W
θις	Thermal Resistance (Junction-to-Case) SOIC-10		-	95.6	°C/W
TJ	Operating Junction Temperature		-40	150	°C
T <sub>STG</sub>	Storage Temperature Range	)	-40	150	°C
TL	Lead Temperature (Soldering	g) 10 Seconds	-	260	°C
ESD	Electrostatic Discharge	Human Body Mode, ANSI/ESDA/JEDEC JS-001-2017 (Including All Pin)	-	2.0	kV
	Capability	Charge Device Mode, ANSI/ESDA/JEDEC JS-001-2018	-	2.0	kV

Notes (1):

Preliminary Datasheet 6 Rev Feb. 24, 2023

Stress beyond those listed under absolute maximum ratings may cause permanent damage to the device.



## Recommended Operating Conditions (2)

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Elevation does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>H</sub> V	HV Pin Supply Voltage	-0.3	-	450	V
$V_{VDD}$	VDD Pin Supply Voltage	-0.3	-	75	V
Vcs	CS Pin Supply Voltage	-0.3	-	5	V
$V_{FB}$	FB Pin Supply Voltage	-0.3	-	5	V
$V_{DMAG}$	DMAG Pin Supply Voltage	-0.3	-	5	V
V <sub>SD</sub>	SD Pin Supply Voltage	-0.3	-	5	V

Notes (2):

#### **Electrical Specifications**

 $V_{DD}$  (Typ.) = 12 $\dot{V}$ ,  $T_A$  =-40°C to 125°C, and  $T_A$  (Typ.) =25°C, unless otherwise specified.

Parameter		Test Conditions	Min.	Type.	Max.	Unit
HV Section (N)	/9510)					
I <sub>HV</sub>	Supply Current Drawn from HV Pin	V <sub>HV</sub> =120V, V <sub>DD</sub> =0V	5	-	20	mA
IHV_LC	Leakage Current Drawn from HV Pin	V <sub>HV</sub> =700V, V <sub>DD</sub> =V <sub>DD_UVLO</sub> +1V	-	-	3	μA
tHV_LINE_Removal	Timer Duration for No Line Detection	X-cap Discharge Function	-	30	-	ms
t <sub>HV_DIS</sub>	Discharge Timer Duration	X-cap Discharge Function	-	312	-	ms
VDD Section						
$V_{DD\_ON}$	V <sub>DD</sub> Turn-On Threshold Voltage	V <sub>DD</sub> Rising	12.0	13.5	15.0	٧
V <sub>DD_UVLO</sub>	V <sub>DD</sub> UVLO Threshold Voltage		6.2	6.5	6.8	V
I <sub>DD_ST</sub>	Startup Current		0.5	2	5	μA
I <sub>DD_OP</sub>	Operating Supply Current	No DRV Switching	0.40	0.65	0.90	mA
I <sub>DD_DPGN</sub>	Operating Supply Current in Deep Green-Mode		200	300	400	μΑ
t <sub>D_DPGN</sub>	Debounce Time to Enter Deep Green Mode		380	480	580	μs
$V_{DD\_OVP}^{(3)}$	V <sub>DD</sub> Over-Voltage- Protection Threshold		77	78.5	-	>
t <sub>D_UVLO</sub> (3)	UVLO De-bounce Time		-	10	-	μs
t <sub>D_VDD_OVP</sub> (3)	V <sub>DD</sub> Over-Voltage- Protection De-bounce Time		-	32	-	μs
t <sub>VDD_LAR</sub>	Long Auto-Restart Mode Time	Trim Option	2.08	2.64	3.20	S

Functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied, exposure to absolute maximum rated conditions of extended periods may affect device reliability.
All voltage values are with respect to the normal operation ambient temperature range is from -40°C to +125°C unless
otherwise noted.



Parameter		Test Conditions	Min.	Type.	Max.	Unit
<b>VREG Section</b>			•		•	
V <sub>REG</sub> <sup>(3)</sup>	VREG output voltage	GaNFET	-	6.25	-	V
V REG V	VILO output voltage	MOSFET	-	12	-	V
$V_{REG\_5mA}$ $^{(3)}$	VREG with 5mA Load Current	I <sub>OUT</sub> = 5mA	5.85	-	-	V
Oscillator Sect	tion					
	Maximum Blanking	fs_BNK_MAX = 82kHz	77	82	87	kHz
f <sub>S_BNK_MAX_LL</sub>	Frequency at Low Line	f <sub>S_BNK_MAX</sub> = 129kHz	121	129	137	kHz
	Input Voltage	fs_BNK_MAX = 225kHz	202	225	248	kHz
	Maximum Blanking	fs_BNK_MAX = 82kHz	62	67	72	kHz
f <sub>S_BNK_MAX_HL</sub>	Frequency at High Line	f <sub>S_BNK_MAX</sub> = 129kHz	93	100	107	kHz
	Input Voltage	fs_BNK_MAX = 225kHz	147	164	182	kHz
4	Maximum Blanking	f <sub>S_BNK_MAX</sub> = 82kHz	62	67	72	kHz
fs_bnk_max_ccm	Frequency in CCM	f <sub>S_BNK_MAX</sub> = 129kHz	93	100	107	kHz
fs_tmo	Minimum Time-Out PWM Frequency		23	25	27	kHz
4	Maximum PWM ON	fs_BNK_MAX = 82kHz & 129kHz	16.0	17.7	19.4	μs
ton_max	Time	fs_bnk_max = 225kHz	9.5	10.5	11.5	μs
D <sub>MAX</sub>	Maximum Duty Cycle		72	75	78	%
m <sub>slp</sub> (3)	Slope Compensation		-	60	-	mv/µs
	Current Sense Jitter	Except NV9510SC14	-	5.0	-	%
$\Delta V$ JIT $^{(3)}$	Range	NV9510SC14	-	10.0	-	%
$T_{JIT}$	Frequency Jitter Period		2.22	2.56	2.90	ms
Feedback Sect	tion					
V <sub>FB_OPEN</sub>	FB Open Voltage		-	5.05	-	V
$Z_{FB}$	FB Pull Up Resistor		36	42	48	kΩ
A <sub>V_HV</sub> (3)	FB Voltage Attenuation Factor at High Output Voltage	fs_BNK_MAX = 82kHz & 129kHz (VDMAG > 1.75V)	-	0.225	-	V/V
A <sub>V_LV</sub> (3)	FB Voltage Attenuation Factor at Low Output Voltage	f <sub>S_BNK_MAX</sub> = 82kHz & 129kHz (V <sub>DMAG</sub> < 1.6V)	-	0.200	-	V/V
A <sub>V</sub> <sup>(3)</sup>	FB Voltage Attenuation Factor	fs_bnk_max = 225kHz	-	0.175	-	V/V
V <sub>FB_BST_ENT</sub>	FB Threshold for Burst Mode Entry		0.50	0.55	0.60	V
$V_{FB\_BST\_EXT}$	FB Threshold for Burst Mode Exit		0.55	0.60	0.65	V
VED DI 0773	Frequency Foldback	fs_BNK_MAX = 82kHz & 129kHz	-	2.300	-	V
Vfb_bnk_str	Start Point	fs_bnk_max = 225kHz	-	2.563	-	V
	Frequency Foldback	fs_bnk_max = 82kHz	-	1.519	-	V
$V_{FB\_BNK\_END\_L}$	End Point at Low Line	fs_bnk_max = 129kHz	-	1.394	-	V
	Input Voltage	fs_bnk_max = 225kHz	-	1.313	-	V



Parameter		Test Conditions	Min.	Type.	Max.	Unit
Feedback Sect	ion (Cont.)					
	Frequency Foldback	fs_bnk_max = 82kHz	-	1.597	-	V
V <sub>FB_BNK_END_H</sub>	End Point at High Line	fs_bnk_max = 129kHz	-	1.456	-	V
	Input Voltage	fs_bnk_max = 225kHz	-	1.372	-	V
VFB_CSMIN_H (3)	Vcs_min Foldback High Threshold Voltage	fs_bnk_max = 225kHz	-	1.500	-	V
V <sub>FB_CSMIN_L</sub> (3)	V <sub>CS_MIN</sub> Foldback Low Threshold Voltage	f <sub>S_BNK_MAX</sub> = 225kHz	-	0.750	-	V
DMAG Section						
I <sub>DMAG_BRI</sub>	Current Threshold for Brown-In		0.43	0.48	0.53	mA
<b>N</b> <sub>BRI</sub> <sup>(3)</sup>	Debounce Cycle for Brown-In		-	4	-	Cycle
I <sub>DMAG_BRO</sub>	Current Threshold for Brown-Out		0.31	0.36	0.41	mA
t <sub>D_BRO</sub> (3)	Debounce Cycle for Brown-Out		-	16.5	-	ms
I <sub>DMAG_HL</sub> <sup>(3)</sup>	Current Threshold for High Line		-	1.16	-	mA
N <sub>HL_ENT</sub> (3)	Debounce Cycle for High Line Entry		-	4	-	Cycle
I <sub>DMAG_LL</sub> (3)	Current Threshold for Low Line		-	1.04	-	mA
t <sub>D_LL_ENT</sub> (3)	Debounce Cycle for Low Line Entry		-	16.5	-	ms
tdmag_bnk_l (3)	DMAG Sampling Blanking Time	(V <sub>FB</sub> < 1.5V)	-	1.10	-	μs
tdmag_bnk_m <sup>(3)</sup>	DMAG Sampling Blanking Time	(V <sub>FB</sub> > 1.6V)	-	1.65	-	μs
$V_{DMAG\_HV}$	V <sub>DMAG</sub> Threshold for High Output		1.35	1.45	1.55	V
V <sub>DMAG_LV_HYS</sub> (3)	V <sub>DMAG</sub> Hysteresis Threshold for Low Output		-	0.15	-	V
V <sub>DMAG_UVP</sub>	V <sub>DMAG</sub> Under-Voltage- Protection Threshold		0.350	0.425	0.500	V
N <sub>DMAG_UVP</sub> (3)	Debounce Cycle for VDMAG_UVP		-	4	-	Cycle
t <sub>VDMAG_UVP_BNK</sub>	V <sub>DMAG_UVP</sub> Blanking Time during Start-up		25	32	36	ms
V <sub>DMAG_OVP</sub>	V <sub>DMAG</sub> Over-Voltage- Protection Threshold		3.45	3.55	3.65	V
N <sub>DMAG_OVP</sub> (3)	Debounce Cycle for V <sub>DMAG_OVP</sub>		-	4	-	Cycle



Parameter		Test Conditions	Min.	Type.	Max.	Unit
Current Sense Se	ction					
Vcs_LIM	Maximum Current Sense Limit		0.620	0.650	0.680	V
Vcs_min_h	Minimum Current Sense Limit at High Output Voltage		0.195	0.225	0.255	V
V <sub>CS_MIN_L</sub>	Minimum Current Sense Limit at Low Output Voltage		0.145	0.175	0.205	V
Vcs_min_fb_str_ll_h (3)	Feedback of V <sub>CS_MIN</sub> Foldback Start Point at Low Line and High Output Voltage	fs_BNK_MAX = 225kHz	-	0.425	-	V
Vcs_min_fb_str_ll_l (3)	Feedback of V <sub>CS_MIN</sub> Foldback Start Point at Low Line and Low Output Voltage	fs_BNK_MAX = 225kHz	-	0.375	-	V
Vcs_min_fb_str_hl_h (3)	Feedback of V <sub>CS_MIN</sub> Foldback Start Point at High Line and High Output Voltage	fs_BNK_MAX = 225kHz	-	0.525	-	V
Vcs_min_fb_str_hl_l (3)	Feedback of V <sub>CS_MIN</sub> Foldback Start Point at High Line and Low Output Voltage	fs_BNK_MAX = 225kHz	-	0.475	-	V
t <sub>LEB</sub> (3)	Leading Edge Blanking Time	T <sub>A</sub> =25°C	-	295	-	ns
t <sub>PD</sub> (3)	Propagation Delay		-	50	-	ns
Vcssp	CS Threshold for CS Short Circuit Protection		0.12	0.15	0.18	V
td_cssp_min (3)	Debounce Time for CSSP Trigger Minimum Period		-	2.2	-	μs
Vcs_sssp	CS Threshold for SSSP		1.05	1.10	1.15	V
Ncs_sssp (3)	Debounce Cycle for SSSP Protection Trigger		-	2	-	Cycle
t <sub>D_SSSP</sub> (3)	Debounce Time for SSSP Protection Trigger	T <sub>A</sub> =25°C	-	200	-	ns




Parameter		Test Conditions	Min.	Type.	Max.	Unit
Gate Driver Sect	ion		•		•	
V <sub>CLAMP</sub> (3)	Driver Output Clamping Voltage	V <sub>REG</sub> = 6.25V	-	6	-	V
		V <sub>REG</sub> = 12V	-	8	-	V
t <sub>R_DRV</sub>	Driver Output Rising time from 10% to 90%		-	65	170	ns
t <sub>F_DRV</sub>	Driver Output Falling time from 90% to 10%		-	20	40	ns
Over-Temperatu	re Protection Section					
T <sub>OTP</sub> <sup>(3)</sup>	Over-Temperature- Protection Threshold		-	140	-	°C
ΔT <sub>OTP</sub> <sup>(3)</sup>	Over-Temperature- Protection Hysteresis		-	20	-	°C
Shut-Down Secti	on					
V <sub>TH_SD</sub>	Threshold Voltage for Shut-Down Trigger		0.95	1.00	1.05	V
V <sub>TH_SD_STR</sub>	Threshold Voltage for Shut-Down Trigger at Start-up		1.05	1.10	1.15	V
I <sub>SD</sub>	SD Pin Source Current		47.5	50.0	52.5	μA
t <sub>D_SD</sub>	Debounce Time for Shut- Down Trigger		280	400	520	μs


Note (3):


Guaranteed by design





# **Typical Performance Characteristics**















Figure 11. V<sub>FB\_BST\_ENT</sub>

Figure 12. V<sub>FB\_BST\_EXT</sub>








Figure 15.  $V_{\text{DMAG\_UVP}}$ 




Figure 17. V<sub>CS\_LIM\_H</sub>




Figure 14. I<sub>DMAG\_BRO</sub>




Figure 16. V<sub>DMAG\_OVP</sub>




Figure 18. V<sub>TH\_SD</sub>



## **Detailed Function Description**

#### **Basic Operation**

NV9510 family ICs are offline PWM Flyback regulator which operates in quasi-resonant (QR) mode to reduce switching losses and EMI (electromagnetic interference). It regulates the output based on the load condition through opto-coupler feedback circuitry.

The QR resonant frequency is determined by the transformer magnetizing inductance (L<sub>m</sub>) and the primary side FET effective output capacitance (C<sub>oss-eff</sub>).

$$C_{oss-eff} = C_{oss-FET} + C_{parasitic} + C_{transformer}$$
 (Equation 1)

$$t_{resonance} = 2\pi\sqrt{L_m \times C_{oss-eff}}$$
 (Equation 2)

For the heavy load condition (e.g.  $50\%\sim100\%$  of full load), the blanking time for the valley detection is fixed such that the switching time is between  $1/f_{S\_BNK\_MAX\_LL(HL)}$  and  $1/f_{S\_BNK\_MAX\_LL(HL)} + t_{resonance}$  as shown in Figure 19. The primary side peak current is modulated by the feedback voltage. For the medium load condition (e.g.  $25\%\sim50\%$  of full load), the blanking time is modulated as a function of load current such that the upper limit of the blanking frequency varies from  $f_{S\_BNK\_MAX\_LL(HL)}$  as load decreases. The blanking frequency reduction stop point is  $f_{S\_TMO}$ . For the light load condition (e.g.  $5\%\sim25\%$ ), the blanking time is fixed such that the switching time is between  $1/f_{S\_TMO}$  and  $1/f_{S\_TMO} + t_{resonance}$  and the primary side peak current is modulated by the function of  $V_{CS\_MIN}$  modulation, as shown in Figure 19.

NV9510 family ICs also have ability to operate in CCM. When the device enters CCM, the maximum blanking frequency is limited at fs\_BNK\_MAX\_CCM.





Figure 19 Frequency Fold-Back Operation

Preliminary Datasheet 14 Rev Feb. 24, 2023



#### **Burst Mode**

As shown in Figure 20, when feedback voltage V<sub>FB</sub> drops below V<sub>FB\_BST\_ENT</sub> at light load, the PWM output shuts off and the output voltage drops at a rate depending on the load current level. Thereafter, feedback voltage V<sub>FB</sub> rises. Once V<sub>FB</sub> exceeds V<sub>FB\_BST\_EXT</sub>, NV9510 family products resume switching and the switch peak currents is limited by V<sub>CS\_MIN</sub>. If more power is delivered to the load than required, V<sub>FB</sub> voltage will decrease. Once V<sub>FB</sub> voltage is pulled below V<sub>FB\_BNK\_ENT</sub>, switching stops again. In this manner, the burst mode operation alternately enables and disables switching of the FET to regulate the output and in the meanwhile reduce the switching losses.




**Figure 20 Burst Mode Operation** 

#### **Deep Green Mode**

NV9510 family ICs enter the deep green mode if V<sub>FB</sub> voltage stays below V<sub>FB\_BST\_ENT</sub> for more than t<sub>D\_DPGN</sub> (480µs). In the deep green mode, the IC operating current is reduced to I<sub>DD\_DPGN</sub> (300µA) to minimize power consumption. IC resumes switching with normal operating current I<sub>DD\_OP</sub> once V<sub>FB</sub> voltage rises above V<sub>FB\_BST\_EXT</sub>.

#### **Valley Detection**

NV9510 family valley detection is achieved by monitoring V<sub>DMAG</sub> voltage, which is the divided auxiliary winding voltage by R<sub>DMAG1</sub> and R<sub>DMAG2</sub> as shown in Figure 21. One ceramic capacitor (C<sub>DMAG</sub>) less than 10 pF is recommended to filter out the noise if PCB noise coupling is observed.



**Figure 21 Valley Detection Circuit** 

Preliminary Datasheet 15 Rev Feb. 24, 2023



#### Inherent Frequency Jitter

In flyback application, the DC ripple ( $\Delta$ VDC) of bulk capacitor at the low line application is larger than at the high line application as shown in Figure 22. This large DC ripple will result in switching frequency variation for a valley switched converter. The frequency variation scatters EMI noise over the nearby frequency band, allowing compliance with EMI requirement easily. Therefore, the EMI performance at the low line application is easy to comply with EMI limitation naturally. However, at the high line application, the DC ripple is relatively small and consequently the EMI performance may suffer. To maintain good EMI performance across over the universal input, a frequency jitter is implemented in the NV9510 family products.





Figure 22 Inherent Frequency Jitter

#### **Output Voltage Detection**

Figure 23 shows the DMAG voltage (V<sub>DMAG-S/H</sub>) is sampled at the end of t<sub>DMAG\_BNK</sub> to avoid sampling error. The DMAG voltage should be set based on the transformer turn ratio, the voltage divider resistors R<sub>DMAG2</sub> & R<sub>DMAG1</sub> and the specified IC parameter DMAG sampling normalization ratio, Ratio<sub>DMAG</sub> (0.16).

$$Ratio_{DMAG} = \frac{V_{DMAG-S/H}}{V_O} = \frac{N_A}{N_S} \times \frac{R_{DMAG2}}{R_{DMAG1} + R_{DMAG2}} = 0.16$$
 (Equation 3)



**Figure 23 Output Voltage Detection** 

Preliminary Datasheet 16 Rev Feb. 24, 2023



#### **Line Voltage Detection**

As illustrated in Figure 24, NV9510 family products indirectly senses the line voltage through DMAG pin during FET turn-on period. During the FET conduction time, the line voltage detector clamps DMAG pin voltage at 0V. The auxiliary winding voltage, V<sub>AUX</sub>, is proportional to the input bulk capacitor voltage, V<sub>BLK</sub>. So current I<sub>DMAG</sub> flowing out of DMAG pin is expressed as:

$$I_{DMAG} = \frac{V_{BLK}}{R_{DMAG1}} \times \frac{N_A}{N_P}$$
 (Equation 4)

I<sub>DMAG</sub> current, reflecting the line voltage information, is used for the brown-in and brown-out protection.




Figure 24 Line Voltage Detection Circuit

#### **LPS Function**

The NV9510 family products incorporates built-in power limit (PL) and current limit (CC) circuits to limit output power in the event of the protocol IC becoming malfunction. As Figure 25 shows, when output voltage is equal and lower than 11V, the LPS is controlled by CC; when higher than 11V, the LPS is controlled by PL and CC or CC only. The LPS can be adjusted by current sense resistance, it is recommended to have 10~15% margin.




Figure 25 LPS vs. Rcs

Preliminary Datasheet 17 Rev Feb. 24, 2023



#### **HV Startup**

During startup, the internal HV startup circuit is enabled and the bulk capacitor voltage supplies the current,  $I_{HV}$ , to charge hold-up capacitor  $C_{VDD}$  through  $R_{HV}$  (100kohm is recommended). When  $V_{DD}$  voltage reaches  $V_{DD\_ON}$ , the HV startup circuit is disabled. The IC starts PWM switching and senses DMAG signal to check the brown-in condition. If the brown-in is not detected, the IC enters the auto-restart mode.

NV9510 integrates X-cap discharge function by connect one resistor from X-cap to HV pin as shown in Figure 26. The removal of line voltage (such as unplug) is detected by X-cap voltage detector. Once unplug detected, a debounce timer the through the through the tensor of the through the tensor of the tensor of the transfer of the tensor of the tensor

NV9512 can use external depletion MOSFET for startup. AUX pin controls depletion MOSFET turn on and turn off, ST pin connects to source terminal of depletion MOSFET for current path to VDD. The recommended maximum rating of gate-source voltage at least ±20V.




Figure 26 X-cap discharge circuit

### **Protection Description**

NV9510 family products protection functions include VDD over-voltage protection (VDD-OVP), Brown-out protection, DMAG over-voltage protection (DMAG-OVP), DMAG under-voltage protection (DMAG-UVP), IC internal over-temperature protection (OTP), IC external thermal shut-down (SD). The brown-out protection is implemented with auto-restart mode. The VDD-OVP, DMAG-OVP and external SD protection can be configured with auto-restart or latch mode. The DMAG-UVP can be configured with auto-restart or long auto-restart mode.

When the long auto-restart mode protection is triggered, the DRV is turned off for a time period of  $t_{VDD\_LAR}$  (2.64s). After  $t_{VDD\_LAR}$ , if VDD rises above  $V_{DD\_ON}$ , NV9510 family products resume normal operation as shown in Figure 27.

Preliminary Datasheet 18 Rev Feb. 24, 2023




Figure 27 Auto-Restart Long AR Mode

#### **VDD-OVP**

VDD-OVP prevents IC damage from over voltage stress when abnormal system conditions occur. When VDD voltage exceeds V<sub>DD\_OVP</sub> (78.5V) for the debounce time t<sub>D\_VDD\_OVP</sub> (32µs), the VDD-OVP protection is triggered, the device enters the auto-restart mode or latch mode.

#### **Brown-in & Brown-out**

The sensed line voltage information is used for the brown-in and brown-out protection. During FET conduction time, when the current, I<sub>DMAG</sub>, flowing out of DMAG pin is higher than 0.48mA for 4 debounce cycles, the brown-in is enabled. The input bulk capacitor voltage level to enable the brown-in is given as:

$$V_{\text{BLK\_Brownin}} = 0.48 \text{mA} \times \frac{R_{\text{DMAG1}}}{N_{\text{A}}/N_{\text{P}}}$$
 (Equation 5)

When I<sub>DMAG</sub> is lower than 0.36mA for longer than 16.5ms, the brown-out is triggered. The input bulk capacitor voltage level to trigger the brown-out protection is given as:

$$V_{\text{BLK\_Brownout}} = 0.36\text{mA} \times \frac{R_{\text{DMAG1}}}{N_{\text{A}}/N_{\text{P}}}$$
 (Equation 6)

#### IC Internal OTP

The internal temperature-sensing circuit disables the PWM output if the junction temperature exceeds 140°C (T<sub>OTP</sub>), and the IC enters protection mode.

Preliminary Datasheet 19 Rev Feb. 24, 2023



#### **DMAG-OVP**

DMAG-OVP prevents IC damage caused by the output over voltage. Figure 28 shows the internal circuit of DMAG-OVP. When abnormal system conditions occur and cause DMAG oltage to exceed V<sub>DMAG\_OVP</sub> (3.55V) for more than 4 consecutive switching cycles (N<sub>DMAG\_OVP</sub>), PWM pulses are disabled and the IC enters the auto-restart mode or the latch mode. Usually, DMAG over voltage protection is caused by an open circuit of the secondary side feedback network or a fault condition of the DMAG voltage divider resistors.

For DMAG voltage divider design, R<sub>DMAG1</sub> is obtained from Equation 5, and R<sub>DMAG2</sub> is determined by Equation 3. The output over voltage protection level, V<sub>O\_OVP</sub>, can be determined by Equation 7.

$$V_{O_{\_OVP}} = \frac{N_S}{N_A} \times (1 + \frac{R_{DMAG1}}{R_{DMAG2}}) \times V_{DMAG\_OVP}$$
 (Equation 7)




Figure 28 DMAG Over Voltage Protection Circuit

#### **DMAG-UVP**

In the event with shorted output, the output voltage will drop and the primary peak current will increase. To prevent operation for a long time under this condition, NV9510 family incorporate the under voltage protection through DMAG pin (DMAG-UVP). Figure 29 shows the internal circuit for DMAG-UVP. By sampling the auxiliary winding voltage on DMAG pin at the end of the secondary-side rectifier conduction time, the output voltage is indirectly sensed. When DMAG voltage is less than V<sub>DMAG\_UVP</sub> (0.425V) and longer than debounce cycles N<sub>DMAG\_UVP</sub>, DMAG UVP is triggered and the IC enters the auto-restart mode or the long auto-restart mode.

The output under voltage protection level, V<sub>O UVP</sub>, can be determined by Equation 8.

$$V_{O\_UVP} = \frac{N_S}{N_A} \times (1 + \frac{R_{DMAG1}}{R_{DMAG2}}) \times V_{DMAG\_UVP}$$
 (Equation 8)

To avoid DMAG-UVP triggering during the startup sequence, startup blanking time tvDMAG\_UVP\_BNK (32ms) is incorporated for system power on.

Preliminary Datasheet 20 Rev Feb. 24, 2023




Figure 29 DMAG Under Voltage Protection Circuit

#### **External Thermal Shut-down**

During the startup, when VDD voltage reaches  $V_{DD\_ON}$ , the shut-down trigger level is set at  $V_{TH\_SD\_STR}$  (1.1V). After startup, the trigger level is changed to  $V_{TH\_SD}$  (1.0V). By pulling down SD pin voltage below threshold voltage  $V_{TH\_SD}$  (1.0V), the shut-down can be triggered externally and the IC will enter the auto-restart or the latch mode as shown in Figure 30. There is an internal constant current source  $I_{SD}$  (50 $\mu$ A) that is connected to SD pin. So an external OTP function can be implemented by connecting a NTC thermistor between SD pin and ground. The resistance of the NTC thermistor becomes smaller as the ambient temperature increases, therefore the voltage at SD pin will decrease. When the voltage is below the threshold voltage,  $V_{TH\_SD}$  (1.0V), for debounce time of  $I_{D\_SD}$  (400 $\mu$ s), the OTP protection is triggered. A capacitor may also be placed in parallel with the NTC thermistor to further improve the noise immunity.




Figure 30 External OTP by SD Pin

Preliminary Datasheet 21 Rev Feb. 24, 2023



### **Cycle by Cycle Current Limit**

Under certain operation condition, such as the startup or the overload condition, the feedback control loop can be saturated and is unable to control the primary peak current. To limit the current under such conditions, NV9510 family products incorporate the cycle by cycle current limit protection which forces the DRV switch turn off when CS pin voltage reaches the current limit threshold, V<sub>CS\_LIM</sub>.

### **Current Sense Short Circuit Protection (CSSP)**

NV9510 family has CSSP function. When abnormal system conditions occur, In case after debounce time CS pin voltage is still lower than 0.15V ,DRV switch turn on time will be limited to limit output power.


### Secondary Side Diode Short Protection (SSSP)


When the secondary-side rectifier is damaged, the primary-side switch current will increase dramatically within the leading-edge blanking time. To limit the switch current during such conditions, NV9510 family products incorporate SSSP function which forces the DRV Switch to turn off when CS pin voltage reaches 1.1V. After 2 switching cycle, the IC will enter the auto-restart mode.


Preliminary Datasheet 22 Rev Feb. 24, 2023




# **Package Dimensions**










STMBOLS	STANDARD		
OTWIDOLO	MIN.	MAX.	
А	-	1.75	
A1	0.10	0.25	
A2	1.25	-	
b	0.30	0.45	
С	0.10	0.25	
D	4.90 BSC		
E	6.00	BSC	
E1	3.90 BSC		
е	1.00 BSC		
L	0.40	1.27	
h	0.25	0.50	
θ°	0	8	

VARIATIONS (ALL DIMENSIONS SHOW IN MM)




# **Tape and Reel Information**



Nominal Hub Width	W1	W2 MAX
12mm	12.8mm +1.6 / -0.4	18.4mm





⊕ ⊕ Ao = 6.50 Bo = 5.20 Ko = 2.10 Kl = 1.70



# 20-Year Limited Product Warranty

The 20-year limited warranty applies to all packaged Navitas GaNFast Power ICs, GaN Controller Co-pak ICs, and Controller ICs in mass production, subject to the terms and conditions of, Navitas' express limited product warranty, available at <a href="https://navitassemi.com/terms-conditions">https://navitassemi.com/terms-conditions</a>. The warranted specifications include only the MIN and MAX values only listed in Absolute Maximum Ratings and Electrical Characteristics sections of this datasheet. Typical (TYP) values or other specifications are not warranted.



## **Revision History**

Date	Status	Notes
Feb. 24, 2023	PRELIMINARY	First publication

### **Additional Information**

DISCLAIMER Navitas Semiconductor (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties. Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems. Terms and Conditions.

Navitas Semiconductor, Navitas, GaNFast, GaNSense and associated logos are registered trademarks of Navitas.

Copyright ©2023 Navitas Semiconductor. All rights reserved

Contact info@navitassemi.com

