onsemi

MOSFET – Power, N-Channel

80 V, 2.8 m Ω

NVCR4LS2D8N08M7A


Features

- Typical $R_{DS(on)} = 2.2 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$
- Typical $Q_{g(tot)} = 86 \text{ nC}$ at $V_{GS} = 10 \text{ V}$
- AEC-Q101 Qualified
- RoHS Compliant

DIMENSION (µm)

Die Size	4953×2413
Die Size (Sawn)	$4933 \pm \! 15 \times 2393 \pm \! 15$
Source Attach Area	4748.7 × 2184.6
Gate Attach Area	427.1 × 549.5
Die Thickness	101.6 ±19.1

Gate and Source: AlSiCu Drain: Ti–NiV–Ag (back side of die) Passivation: Polyimide Wafer Diameter: 8 inch Wafer Sawn on UV Tape Bad Dice Identified in Inking Gross Die Counts: 2162



ORDERING INFORMATION

Device	Package
NVCR4LS2D8N08M7A	Wafer
	Sawn on Foil

RECOMMENDED STORAGE CONDITIONS

Temperature	22 to 28°C		
RH	40 to 66%		

The Chip is 100% Probed to Meet the Conditions and Limits Specified at $T_J = 25^{\circ}$ C.

Symbol	Parameter	Condition	Min	Тур	Max	Unit V	
BV _{DSS}	Drain to Source Breakdown Voltage	I_D = 250 μ A, V_{GS} = 0 V	80	-	-		
I _{DSS}	Drain to Source Leakage Current	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA	
I _{GSS}	Gate to Source Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V	-	-	±100	nA	
V _{GS(th)}	Gate to Source Threshold Voltage	V_{GS} = V_{DS} , I_D = 250 μ A	2.0	-	4.0	V	
*R _{DS(on)}	Bare Die Drain to Source On Resistance	I _D = 5 A, V _{GS} = 10 V	-	2.2	2.8	mΩ	
V_{SD}	Source to Drain Diode Voltage	$I_{SD} = 5 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1.2	V	
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy	L = 6 mH, I _{AS} = 18.7 A	1049	-	-	mJ	

*Accurate R_{DS(on)} test at die level is not feasible for this thin die as limited by the test contact precision attainable in a die form. The max R_{DS(on)} specification is defined from the historical performance of the die in package but is not guaranteed by test in production. The die R_{DS(on)} performance depends on the Source wire/ribbon bonding layout.

MOSFET MAXIMUM RATINGS in Reference to the FDBL86366-F085 electrical data in TOLL

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain to Source Voltage	80	V
V _{GS}	Gate to Source Voltage	±20	V
Ι _D	Continuous Drain Current $R_{\theta JC}$ (V _{GS} = 10) (Note 1) T _C = 25°C T _C = 100°C	221 156	A
E _{AS}	Single Pulse Avalanche Energy (Note 2)	205	mJ
PD	Power Dissipation $R_{\theta JC}$	300	W
	Derate Above 25°C	2.0	W/°C
T _J , T _{STG}	Operating and Storage Temperature	–55 to +175	°C
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.5	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	43	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Current is limited by silicon.

 Starting T_J = 25°C, L = 0.1 mH, I_{AS} = 64 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0 V during time in avalanche.
R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

ELECTRICAL CHARACTERISTICS in Reference to the FDBL86366-F085 electrical data in TOLL


(T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
OFF CHARAC	TERISTICS	÷			-	-	-
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V		80	-	_	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 80 V,	$T_J = 25^{\circ}C$	-	-	1	μA
		$V_{GS} = 0 V$	T _J = 175°C (Note 4)	-	-	1	mA
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V		-	-	±100	nA
ON CHARACT	TERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	= 250 μA	2.0	3.0	4.0	V
R _{DS(on)}	Drain to Source on Resistance	I _D = 80 A,	$T_J = 25^{\circ}C$	-	2.4	3.0	mΩ
		V _{GS} = 10 V	T _J = 175°C (Note 4)	-	4.9	6.1	mΩ
YNAMIC CH	ARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz		-	6320	-	pF
Coss	Output Capacitance			-	1030	-	pF
C _{rss}	Reverse Transfer Capacitance			-	32	-	pF
Rg	Gate Resistance	f = 1 MHz		-	2.1	-	Ω
Q _{g(ToT)}	Total Gate Charge	V_{GS} = 0 to 10 V, V_{DD} = 64 V, I_D = 80 A		-	86	-	nC
Q _{g(th)}	Threshold Gate Charge	$V_{GS} = 0$ to 2 V, $V_{DD} = 64$ V, $I_D = 80$ A		-	12	-	nC
Q _{gs}	Gate to Source Gate Charge	V _{DD} = 64 V, I _D = 80 A		-	30	-	nC
Q _{qd}	Gate to Drain "Miller" Charge			-	18	-	nC
	CHARACTERISTICS						
t _{d(on)}	Turn-On Delay	$\label{eq:VDD} \begin{array}{l} V_{DD} = 40 \; V, \; I_{D} = 80 \; A, \\ V_{GS} = 10 \; V, \; R_{GEN} = 6 \; \Omega \end{array}$		-	30	-	ns
t _r	Rise Time			-	34	-	ns
t _{d(off)}	Turn–Off Delay			_	40	_	ns
t _f	Fall Time			-	17	-	ns
RAIN-SOUF	CE DIODE CHARACTERISTIC				-	-	-
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V		_	-	1.25	V
		$I_{SD} = 40 \text{ A}, \text{ V}_{GS}$	_S = 0 V	-	-	1.2	V
t _{rr}	Reverse Recovery Time	$I_F = 80 \text{ A}, \text{ dI}_{\text{SD}}$	/dt = 100 A/μs,	_	80	_	ns
Q _{rr}	Reverse Recovery Charge	$V_{DD} = 64 V$		-	95	-	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


4. The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



t, Rectangular Pulse Duration (s)





t, Rectangular Pulse Duration (s)

Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)





Figure 5. Forward Bias Safe Operating Area








Figure 9. Saturation Characteristics




Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics






Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS (continued)








Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 16. Gate Charge vs. Gate to Source Voltage

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative