Power MOSFET 60 V, 22 A, 39 mΩ, Single N–Channel

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)}	I _D
60 V	39 mΩ @ 10 V	22 A
	50 mΩ @ 4.5 V	22 A

D

MAXIMUM RATINGS (T _J = 25°C	unless otherw	vise noted)		
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	60	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Cur-	Steady	$T_C = 25^{\circ}C$	I _D	22	А
rent $R_{\theta JC}$ (Notes 1 & 3)		$T_{C} = 100^{\circ}C$		16	
Power Dissipation $R_{\theta JC}$	State	$T_C = 25^{\circ}C$	PD	43	W
(Note 1)		$T_C = 100^{\circ}C$		21	
Continuous Drain Cur-	Steady State	$T_A = 25^{\circ}C$	I _D	6.0	А
rent $R_{\theta JA}$ (Notes 1, 2 & 3)		T _A = 100°C		4.0	
Power Dissipation $R_{\theta JA}$		T _A = 25°C	PD	3.3	W
(Notes 1 & 2)		$T_A = 100^{\circ}C$		1.7	
Pulsed Drain Current	T _A = 25°	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		85	А
Current Limited by Package (Note 3)	, , , , , , , , , , , , , , , , , , , ,		I _{Dmaxpkg}	30	A
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			۱ _S	36	А
Single Pulse Drain–to–Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, $I_{L(pk)}$ = 19 A, L = 0.1 mH, R _G = 25 Ω)		E _{AS}	18	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{ extsf{ heta}JC}$	3.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	45	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.


2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.

3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



DPAK CASE 369AA STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year WW = Work Week V5867L = Device Code G = Pb-Free Package

ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					-	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				60		mV/°C
Zero Gate Voltage Drain Current	ate Voltage Drain Current I_{DSS} $V_{CS} = 0.V$ $T_{J} = 25^{\circ}C$		$T_J = 25^{\circ}C$			1.0	μA
		V _{GS} = 0 V, V _{DS} = 60 V	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$; = ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)						-	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μA	1.5	1.8	2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _E	₀ = 11 A		26	39	mΩ
		V _{GS} = 4.5 V, I _I	_D = 11 A		33	50	1
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D	₀ = 11 A		8.0		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCES				-	-	-
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 25 V			675		pF
Output Capacitance	C _{oss}				68		1
Reverse Transfer Capacitance	C _{rss}				47		-
Total Gate Charge	Q _{G(TOT)}				15		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V},$ $I_D = 22 \text{ A}$			1.0		1
Gate-to-Source Charge	Q _{GS}				2.2		-
Gate-to-Drain Charge	Q _{GD}				4.3		-
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$ $I_{D} = 22 \text{ A}$			7.6		nC
Gate Resistance	R _G				1.3		Ω
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t _{d(on)}				6.5		ns
Rise Time	t _r	V _{GS} = 10 V, V _D	n = 48 V		12.6		
Turn–Off Delay Time	t _{d(off)}	$I_{\rm D} = 22 \rm A, R_{\rm G}$	$= 2.5 \Omega$		18.2		
Fall Time	t _f	-			2.4		-
DRAIN-SOURCE DIODE CHARACTERISTIC	S						
Forward Diode Voltage	Diode Voltage V_{SD} $V_{GS} = 0 V$, $T_J = 25^{\circ}C$		T _J = 25°C		0.87	1.2	V
		$v_{GS} = 0 v$,	T _J = 125°C		0.78		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, \text{ dls/dt} = 100 \text{ A/}\mu\text{s},$ $I_{S} = 22 \text{ A}$			17		ns
Charge Time	ta				13		1
Discharge Time	tb				4.0		1
Reverse Recovery Charge	Q _{RR}				12		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES





Figure 13. Thermal Response

ORDERING INFORMATION

Order Number	Package	Shipping [†]
NVD5867NLT4G	DPAK (Pb–Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




DPAK CASE 369AA ISSUE B

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- MENSIONS SD AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. DATUMS A AND B ARE DETERMINED AT DATUM
- 6. PLANE H.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	0.090 BSC		BSC	
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74 REF		
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative