Power MOSFET

40 V, 10 m Ω , 64 A, Dual N–Channel DPAK–5L

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain Cur-	Steady State	T _C = 25°C	I _D	64	Α
rent R _{θJC} (Notes 1 & 3)		T _C = 100°C		45	
Power Dissipation R _{θJC}		T _C = 25°C	P_{D}	75	W
(Note 1)		T _C = 100°C		38	
Continuous Drain		T _A = 25°C	I _D	14	Α
Current R _{0JA} (Notes 1, 2 & 3)	Steady	T _A = 100°C		10	
Power Dissipation R _{θJA}	State	T _A = 25°C	P_{D}	3.8	W
(Notes 1 & 2)		T _A = 100°C		1.9	
Pulsed Drain Current	T _A = 25°	C, t _p = 10 μs	I _{DM}	324	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			Is	75	Α
Single Pulse Drain-to-Source Avalanche Energy ($T_J = 25^{\circ}C$, $I_{L(pk)} = 25$ A, L = 0.3 mH)			E _{AS}	94	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain)	$R_{\theta JC}$	2.0	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} Max	I _D Max
40 V	10 mΩ @ 10 V	64 A
40 V	14.5 mΩ @ 4.5 V	047


Dual N-Channel





DPAK 5-LEAD CASE 175AA

MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year WW = Work Week

5894L = Specific Device Code G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NVDD5894NLT4G	DPAK-5 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•			•	•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V T _J = 25°C				1	μΑ
		V _{DS} = 40 V	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V$,	V _{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)	•			•	•	•	•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, I _D = 250 μA	1.5		2.5	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10	V, I _D = 50 A		8.3	10	mΩ
		V _{GS} = 4.5	V, I _D = 20 A		11.2	14.5	
Forward Transconductance	9FS	V _{DS} = 15	V, I _D = 10 A		8.8		S
CHARGES AND CAPACITANCES	•	-		-	-	-	ā.
Input Capacitance	C _{iss}				2103		pF
Output Capacitance	C _{oss}		/, f = 1 MHz		259		1
Reverse Transfer Capacitance	C _{rss}	V _{DS} = 25 V			183		
Total Gate Charge	te Charge $Q_{G(TOT)}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V}, I_D = 20 \text{ A}$	_S = 32 V, I _D = 20 A		21		nC	
	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 32 V, I _D = 20 A			41		
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} = 32 V, I _D = 20 A			1.7		nC
Gate-to-Source Charge	Q _{GS}				6.9		
Gate-to-Drain Charge	Q_{GD}				11.3		
Plateau Voltage	V_{GP}	1			3.5		V
SWITCHING CHARACTERISTICS	•					•	
Turn-On Delay Time	t _{d(on)}				12.4		ns
Rise Time	t _r	V_{GS} = 10 V, V_{DS} = 32 V I_{D} = 20 A, R_{G} = 2.5 Ω			30.2		
Turn-Off Delay Time	t _{d(off)}				36		
Fall Time	t _f				54		
DRAIN-SOURCE DIODE CHARACTERI	STICS			•	•	•	•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V	T _J = 25°C		0.88	1.0	V
		I _S = 20 A	T _J = 125°C		0.76		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A}/\mu\text{s}$ $I_{S} = 20\text{A}$			22.8		ns
Charge Time	t _a				11.2		1
Discharge Time	t _b				11.6		1
Reverse Recovery Charge	Q _{RR}				13.7		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

TYPICAL CHARACTERISTICS





V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**




Figure 5. On-Resistance Variation with **Temperature**




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Avalanche Characteristics

TYPICAL CHARACTERISTICS





Figure 13. Thermal Response

PACKAGE DIMENSIONS

DPAK-5, CENTER LEAD CROP CASE 175AA

ISSUE A




NOTES:

- 1. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.020	0.028	0.51	0.71	
E	0.018	0.023	0.46	0.58	
F	0.024	0.032	0.61	0.81	
G	0.180 BSC		4.56 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.045	BSC	1.14	BSC	
R	0.170	0.190	4.32	4.83	
R1	0.185	0.210	4.70	5.33	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155	0.170	3.93	4.32	

SOLDERING FOOTPRINT



SCALE 4:1 $\left(\frac{\text{mm}}{\text{inches}}\right)$

5-LEAD DPAK CENTRAL LEAD CROP

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe. Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative