## **Power MOSFET**

## 100 V, 30 m $\Omega$ , 28 A, Single N–Channel

#### Features

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS6B75NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	100	V	
Gate-to-Source Voltage			V <sub>GS</sub>	±16	V	
Continuous Drain		$T_{C} = 25^{\circ}C$	I <sub>D</sub>	28	А	
Current R <sub>θJC</sub> (Notes 1, 2, 3)	Steady	T <sub>C</sub> = 100°C		19.7		
Power Dissipation	State	T <sub>C</sub> = 25°C	PD	56	W	
$R_{\theta JC}$ (Notes 1, 2)		$T_C = 100^{\circ}C$		28		
Continuous Drain		$T_A = 25^{\circ}C$	I <sub>D</sub>	7.0	А	
Current R <sub>0JA</sub> (Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C		5.0		
Power Dissipation	State	T <sub>A</sub> = 25°C	PD	3.5	W	
R <sub>θJA</sub> (Notes 1 & 2)		$T_A = 100^{\circ}C$		1.75		
Pulsed Drain Current	$T_{A} = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	141	А	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to + 175	°C	
Source Current (Body Diode)			۱ <sub>S</sub>	43	А	
Single Pulse Drain–to–Source Avalanche Energy ( $I_{L(pk)} = 1.7 \text{ A}$ )			E <sub>AS</sub>	177	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{ extsf{ heta}JC}$	2.7	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\thetaJA}$	43	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.


- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




## **ON Semiconductor®**

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
100 V	30 mΩ @ 10 V	00.4
	46 mΩ @ 4.5 V	28 A





#### ORDERING INFORMATION


See detailed ordering, marking and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				62		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$			10	μΑ
		V <sub>DS</sub> = 80 V	T <sub>J</sub> = 125°C			250	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{G}$	<sub>S</sub> = 16 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.0		3.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.3		mV/°C
		V <sub>GS</sub> = 10 V		24.7 3		30	mΩ
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}$ I <sub>D</sub> = 10 A			35	46	
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>				740		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH	Iz, V <sub>DS</sub> = 25 V		260		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				20		1
	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 50 V; I <sub>D</sub> = 25 A		50 V; I <sub>D</sub> = 25 A		5.4		nC
Total Gate Charge	Q <sub>G(TOT)</sub>				11.3		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 50 V; I <sub>D</sub> = 25 A			1.6		
Gate-to-Source Charge	Q <sub>GS</sub>				3.2		
Gate-to-Drain Charge	Q <sub>GD</sub>				1.5		
Plateau Voltage	V <sub>GP</sub>				3.8		V
SWITCHING CHARACTERISTICS (Note \$	5)						
Turn–On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 50 V, I <sub>D</sub> = 25 A, R <sub>G</sub> = 2.5 Ω			9.1		ns
Rise Time	tr				88.3		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				16		
Fall Time	t <sub>f</sub>				71.5		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A	$T_J = 25^{\circ}C$		0.94	1.2	
			T <sub>J</sub> = 125°C		0.84		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 25 A			38.4		ns
Charge Time	t <sub>a</sub>				22.6		
Discharge Time	t <sub>b</sub>				15.8		
Reverse Recovery Charge	Q <sub>RR</sub>				40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width  $\leq 300 \,\mu$ s, duty cycle  $\leq 2\%$ . 5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Response

#### DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS6B75NLT1G	6B75NL	DFN5 (Pb–Free)	1500 / Tape & Reel
NVMFS6B75NLWFT1G	6B75LW	DFN5 (Pb–Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS6B75NLT3G	6B75NL	DFN5 (Pb–Free)	5000 / Tape & Reel
NVMFS6B75NLWFT3G	6B75LW	DFN5 (Pb–Free, Wettable Flanks)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the aretrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdl/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor dates here not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor handles, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall indemnify and hold ON Semiconductor van tegring reasonable attorney fees arising out of, directly or indirectly, any claim o

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative