# **MOSFET** - Power, Single N-Channel

100 V, 13.6 mΩ, 52 A

# **Product Preview**

# **NVTYS013N10MCL**

#### **Features**

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	100	٧
Gate-to-Source Voltage			$V_{GS}$	±20	٧
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	52	Α
Current R <sub>θJC</sub> (Notes 1, 2, 3)	Steady	T <sub>C</sub> = 100°C		37	
Power Dissipation R <sub>θJC</sub> (Notes 1, 2)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	71	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2, 3)	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	11.9	Α
Power Dissipation R <sub>θJA</sub> (Notes 1, 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.8	W
Pulsed Drain Current	$T_C = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	83	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = TBD A)		E <sub>AS</sub>	TBD	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	2.1	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	39	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
100 V	13.6 m $\Omega$ @ 10 V	52 A
100 V	20.9 mΩ @ 4.5 V	32 A

#### N-Channel





LFPAK8 3.3x3.3 CASE 760AD

#### **MARKING DIAGRAM**

XXXXXX XXXXXX AWLYW

XXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 2 of this data sheet.

## NVTYS013N10MCL

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				TBD		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25°C				1.0	
	$V_{DS} = 100 \text{ V}$	T <sub>J</sub> = 125°C			250	μΑ	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 71 μΑ	1.0	1.7	3.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				TBD		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 13 A		10.9	13.6	0
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 10 A		15.5	20.9	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =5 V, I <sub>D</sub> = 13 A			TBD		S
CHARGES, CAPACITANCES & GATE RESISTANCE							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 50 V			1328		pF
Output Capacitance	C <sub>OSS</sub>				564		
Reverse Transfer Capacitance	C <sub>RSS</sub>				7.0		
Gate Resistance	$R_{G}$				1.27		Ω
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 50 \text{ V}; I_D = 10 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V}; I_D = 13 \text{ A}$			10		nC
Total Gate Charge	Q <sub>G(TOT)</sub>				19		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.6		
Gate-to-Source Charge	$Q_{GS}$	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 50 V; I <sub>D</sub> = 13 A			3.3		nC
Gate-to-Drain Charge	$Q_{GD}$				3.0		
Plateau Voltage	$V_{GP}$				TBD		V
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V},$ $I_{D} = 13 \text{ A}$			TBD		
Rise Time	t <sub>r</sub>				TBD		ns ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				TBD		
Fall Time	t <sub>f</sub>				TBD		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 13 A			TBD	TBD	V
Reverse Recovery Time	t <sub>RR</sub>	I <sub>F</sub> = 13 A, di/dt = 100 A/μs			TBD		ns
Reverse Recovery Charge	Q <sub>RR</sub>				TBD		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVTYS013N10MCLTWG	TBD	LFPAK8 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


#### NVTYS013N10MCL


#### PACKAGE DIMENSIONS

# LFPAK8 3.3x3.3, 0.65P

CASE 760AD ISSUE E









DIM MIN. MAX. NOM. 0.95 1.05 1.15 Α 0.10 Α1 0.00 0.05 1.05 0.95 A2 1.00 0.15 REF АЗ 0.27 0.32 0.37 b 0.12 0.17 0.22 С 0.12 0.17 0.22 c2 D1 2.50 2.60 2.70 D2 1.82 1.92 2.02 D3 1.46 1.56 1.66 0.20 0.25 0.30 D4 F 3.20 3.30 3.40 E1 3.00 3.10 3.20 E2 2.15 2.25 2.35 0.65 BSC е Н 3.20 3.30 3.40 L 0.25 0.37 0.50 L1 0.48 0.58 0.68 L2 0.35 0.45 0.55 Q 0.45 0.50 0.55 θ 0° 4° 8°

**MILLIMETERS** 



DETAIL 'A' SCALE: 2:1



# LAND PATTERN RECOMMENDATION

'FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS OR BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- 4. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 6. OPTIONAL MOLD FEATURE.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any product herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative