

SINGLE CHANNEL MOBILE PWM CONTROLLER WITH FEEDFORWARD AND ENABLE

ADVANCE DATA SHEET
Pb Free Product

DESCRIPTION

The NX2141 controller IC is a compact synchronous Buck controller IC designed for step down DC to DC converter applications with voltage feedforward functionality. Voltage feedforward provides fast response, good line regulation and nearly constant power stage gain under wide voltage input range. The NX2141 controller is optimized to convert single supply up to 24V bus voltage to as low as 0.8V output voltage. Internal UVLO keeps the regulator off until the supply voltage exceeds 7V where internal digital soft starts get initiated to ramp up output. The NX2141 employs fixed current limiting and FB UVLO followed by hiccup feature. Other features includes: 5V gate drive capability, Adaptive dead band control, available in 16 lead MLPQ and 10 lead MSOP package.

FEATURES

- Bus voltage operation from 7V to 24V
- Less than 1uA shutdown current with Enable low
- Excellent dynamic response with input voltage feedforward and voltage mode control
- Internal Digital Soft Start Function
- Fixed internal hiccup current limit
- FB UVLO followed by hiccup feature
- Power Good indicator available
- Start into precharged output
- Pb-free and RoHS compliant

APPLICATIONS

- Notebook PC
- Graphic Card on board converters
- On board DC to DC such as 12V to 3.3V, 2.5V or 1.8V
- Set Top Box and LCD Display

TYPICAL APPLICATION




Figure1 - Typical application of NX2141(MLPQ)

ORDERING INFORMATION



Device	Temperature	Package	Frequency	Pb-Free
NX2141CMTR	-40° C to 85° C	MLPQ-16L	200kHz	Yes
NX2141CUTR	-40° C to 85° C	MSOP-10L	200kHz	Yes

ABSOLUTE MAXIMUM RATINGS

VCC to GND & BST to SW voltage	-0.3V to 6.5V
VIN to GND	-0.3V to 30V
BST to GND Voltage	-0.3V to 35V
SW to GND	-2V to 35V
All other pins	-0.3V to 6.5V
Storage Temperature Range	-65°C to 150°C
Operating Junction Temperature Range	-40°C to 125°C
ESD Susceptibility	2kV

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION

16-LEAD PLASTIC MLPQ	10-LEAD PLASTIC MSOP
	

ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over V_{CC} = 5V, V_{IN} = 12V and T_A = -40°C to 85°C. Typical values refer to T_A = 25°C.

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Reference Voltage						
Ref Voltage	V _{REF}			0.8		V
Ref Voltage line regulation				0.2		%
Supply Voltage(V_{CC})						
V _{CC} Voltage Range	V _{CC}		4.75		5.25	V
Operating quiescent current	I _Q	EN=HIGH		1.5	5	mA
Shut down current	I _{SD}	EN=LOW			1	uA
V_{CC} UVLO						
V _{CC} -Threshold	V _{CC_UVLO}	V _{CC} Rising		4.4		V
V _{CC} -Hysteresis	V _{CC_Hyst}	V _{CC} Falling		0.2		V
Supply Voltage(V_{in})						
V _{in} Voltage Range	V _{in}		7		25	V
Input Voltage Current		V _{in} =24V		24	40	uA
Shut Down Current		EN=LOW			1	uA

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Vin UVLO						
V _{in} -Threshold	V _{in-UVLO}	V _{CC} Rising		6		V
V _{in} -Hysteresis	V _{in-Hyst}	V _{CC} Falling		0.5		V
Oscillator (Rt)						
Frequency	F _S			200		KHz
Frequency Over Vin			-5		5	%
Ramp-Amplitude Voltage	V _{RAMP}	Vin=20V		2		V
Ramp Offset				0.8		V
Ramp/Vin Gain				0.1		V/V
Max Duty Cycle				88		%
Min on time					150	nS
Error Amplifiers						
Transconductance				2500		umho
Input Bias Current	I _b				100	nA
Comp SD threshold				0.3		V
Vref and Soft Start						
Soft Start time	T _{ss}	F _S =200kHz		10		mS
High Side Driver (CL=3300pF)						
Output Impedance , Sourcing Current	R _{source} (Hdrv)	I=200mA		1		ohm
Output Impedance , Sinking Current	R _{sink} (Hdrv)	I=200mA		0.8		ohm
Rise Time	T _{Hdrv} (Rise)	10% to 90%		50		ns
Fall Time	T _{Hdrv} (Fall)	90% to 10%		50		ns
Deadband Time	T _{dead} (L to H)	Ldrv going Low to Hdrv going High, 10% to 10%		30		ns
Low Side Driver (CL=3300pF)						
Output Impedance, Sourcing Current	R _{source} (Ldrv)	I=200mA		1		ohm
Output Impedance, Sinking Current	R _{sink} (Ldrv)	I=200mA		0.5		ohm
Rise Time	T _{Ldrv} (Rise)	10% to 90%		50		ns
Fall Time	T _{Ldrv} (Fall)	90% to 10%		50		ns
Deadband Time	T _{dead} (H to L)	SW going Low to Ldrv going High, 10% to 10%		30		ns
Fixed OCP						
OCP voltage Threshold				320		mV
Enable						
Enable HI Threshold			1.4			V
Enable LOW Threshold					0.4	V

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Power Good(MLPQ only)						
Threshold Voltage as % of Vref		FB ramping up		90		%
Hysteresis				5		%
FBUVLO						
Feedback UVLO threshold		percent of nominal	65	70	75	%
Over temperature						
Threshold				150		°C
Hysteresis				20		°C

PIN DESCRIPTIONS

PIN SYMBOL	PIN DESCRIPTION
VCC	This pin supplies the internal 5V bias circuit. A 1uF ceramic capacitor is placed as close as possible to this pin and ground pin.
BST	This pin supplies voltage to high side FET driver. A high freq minimum 0.1uF ceramic capacitor is placed as close as possible to and connected to this pin and SW pin.
GND	Power ground.
FB	This pin is the error amplifiers inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage.
COMP	This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop.
SW	This pin is connected to source of high side FETs and provide return path for the high side driver.
HDRV	High side gate driver output.
LDRV	Low side gate driver output.
EN	Pull up this pin to Vcc for normal operation. Pulling this pin down below 0.4V shuts down the controller and resets the soft start.
VIN	Bus voltage input provides power supply to oscillator and VIN UVLO signal.
PGOOD (MLPQ only)	An open drain output that requires a pull up resistor to Vcc or a voltage lower than Vcc. When FB pin reaches 90% of the reference voltage, PGOOD changes from LO to HI state.
PVCC	Supply voltage for the low side fet drivers. A high frequency 1uF ceramic cap must be connected from this pin to the PGND pin as close as possible.


BLOCK DIAGRAM


Figure 2 - Simplified block diagram of the NX2141(MLPQ)




Figure 3 - Simplified Demo board schematic(MLPQ)




Figure 4 - Demo board schematic based on ORCAD

Bill of Materials

Item number	Quantity	Reference	Part	Manufacturer
1	4	C1,C5,C6,C18	0.1u	
2	4	C2,C4,C7,C9	1u	
3	1	C3	25TQC33M	SANYO
4	2	C19,C8	47u	
5	1	C10	15nF	
6	1	C13	1000pF	
7	1	C14	2.2n	
8	1	C15	470p	
9	2	C17,C16	2R5TPE220MC	SANYO
10	1	D1	MBR0530T1	
11	1	L2	MLC1550-102ML	Coilcraft
12	1	M1	FDS6294	Fairchildsemi
13	1	M2	FDS6676AS	Fairchildsemi
14	4	R1,R2,R3,R11	0	
15	3	R4,R6,R14	10	
16	1	R5	100k	
17	1	R8	2.3k	
18	1	R10	32k	
19	1	R12	10k	
20	1	R13	1.5k	
21	1	R15	1k	
22	1	U1	NX2141CMTR	NEXSEM INC.
23	1	U2	L78L05AB/sot89	


Demoboard waveforms


Figure 5 - Output ripple(CH1 Vout ripple(50mV/div),CH2 output current(5A/div), CH3 SW(5V/div))




Figure 6 - Transient response(CH1 Vout AC(50mV/div), CH2 output current(5A/div))




Figure 7 - Enlarged transient response(CH1 Vout AC(50mV/div), CH2 output current(5A/div))




Figure 8 - Enlarged transient response(CH1 Vout AC(50mV/div), CH2 output current(5A/div))




Figure 9 - Over Current Protection(CH2 output current(10A/div), CH4 VOUT(500mV/div))




Figure 10 - Power Good(CH4 Vout(500mV/div), CH3 PGOOD(5V/div))

Demoboard waveforms(cont'd)




Figure 11 - Step VIN response(CH1 Vout AC(50mV/div), CH3 VIN(5V/div), CH4 SW(5V/div))




Figure 12 - Enlarged Figure 11 (CH1 Vout AC(50mV/div), CH3 VIN(5V/div), CH4 SW(5V/div))




Figure 13 - Step into precharged output (CH1 EN (2V/div), CH2 OUTPUT CURRENT(10A/div), CH3 VOUT(500mV/div))




Figure 14 - Soft start(CH1 EN(2V/div),CH2 output current(10A/div), CH3 VOUT(500mV/div))




Figure 15 - Efficiency(VIN=12V, VOUT=1V)




Figure 16 - Efficiency(VIN=19V, VOUT=1V)

APPLICATION INFORMATION

Symbol Used In Application Information:

V_{IN}	- Input voltage
V_{OUT}	- Output voltage
I_{OUT}	- Output current
ΔV_{RIPPLE}	- Output voltage ripple
F_S	- Switching frequency
ΔI_{RIPPLE}	- Inductor current ripple

Design Example

Power stage design requirements:

V_{INMIN}	=8V
V_{INMAX}	=20V
V_{OUT}	=1.05V
I_{OUT_max}	=10A
ΔV_{RIPPLE}	<=30mV
ΔV_{TRAN}	<=50mV @ 5A step
F_S	=200kHz

Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20% to 40% of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$L_{OUT} = \frac{V_{INMAX} - V_{OUT}}{I_{RIPPLE}} \times \frac{V_{OUT}}{V_{INMAX}} \times \frac{1}{F_S} \quad \dots(1)$$

$$I_{RIPPLE} = k \times I_{OUTPUT}$$

where k is between 0.2 to 0.4.
Select k=0.4, then

$$L_{OUT} = \frac{20V - 1.05V}{0.4 \times 10A} \times \frac{1.05V}{20V} \times \frac{1}{200kHz}$$

$$L_{OUT} = 1.2\mu H$$

In this application we choose $L_{OUT}=1\mu H$, then coilcraft inductor MLC1550-102MLC is a good choice.

Current Ripple @ maximum input voltage is calculated as

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{L_{OUT}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_S}$$

$$= \frac{20V - 1.05V}{1\mu H} \times \frac{1.05V}{20V} \times \frac{1}{200kHz} = 4.97A \quad \dots(2)$$

Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$\Delta V_{RIPPLE} = ESR \times \Delta I_{RIPPLE} + \frac{\Delta I_{RIPPLE}}{8 \times F_S \times C_{OUT}} \quad \dots(3)$$

Where ESR is the output capacitors' equivalent series resistance, C_{OUT} is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic, POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$ESR_{desire} = \frac{\Delta V_{RIPPLE}}{\Delta I_{RIPPLE}} = \frac{30mV}{4.97A} = 6m\Omega \quad \dots(4)$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 30mV output ripple, POSCAP 2R5TPE220MC with 12m Ω are chosen.

$$N = \frac{ESR_E \times \Delta I_{RIPPLE}}{\Delta V_{RIPPLE}} \quad \dots(5)$$

Number of Capacitor is calculated as

$$N = \frac{12m\Omega \times 4.97A}{30mV}$$

$$N = 2$$

The number of capacitor has to be round up to a integer. Choose N = 2.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, two 100uF, X5R ceramic capacitor with 2mΩ ESR is used. The amount of output ripple is

$$\begin{aligned}\Delta V_{\text{RIPPLE}} &= 1\text{m}\Omega \times 4.97\text{A} + \frac{4.97\text{A}}{8 \times 200\text{kHz} \times 200\mu\text{F}} \\ &= 5\text{mV} + 15\text{mV} = 20\text{mV}\end{aligned}$$

Two ceramic capacitors are needed. Although this can meet DC ripple spec, however it needs to be studied for transient requirement.

Based On Transient Requirement

Typically, the output voltage droop during transient is specified as

$$\Delta V_{\text{droop}} < \Delta V_{\text{tran}} @ \text{step load } \Delta I_{\text{STEP}}$$

During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a ΔI_{STEP} transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$\Delta V_{\text{overshoot}} = \text{ESR} \times \Delta I_{\text{step}} + \frac{V_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times \tau^2 \quad \dots(6)$$

where τ is the a function of capacitor, etc.

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}} - \text{ESR} \times C_{\text{OUT}}}{V_{\text{OUT}}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad \dots(7)$$

where

$$L_{\text{crit}} = \frac{\text{ESR} \times C_{\text{OUT}} \times V_{\text{OUT}}}{\Delta I_{\text{step}}} = \frac{\text{ESR}_E \times C_E \times V_{\text{OUT}}}{\Delta I_{\text{step}}} \quad \dots(8)$$

where ESR_E and C_E represents ESR and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $L \leq L_{\text{crit}}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$N = \frac{\text{ESR}_E \times \Delta I_{\text{step}}}{\Delta V_{\text{tran}}} + \frac{V_{\text{OUT}}}{2 \times L \times C_E \times \Delta V_{\text{tran}}} \times \tau^2 \quad \dots(9)$$

where

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}} - \text{ESR}_E \times C_E}{V_{\text{OUT}}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad \dots(10)$$

For example, assume voltage droop during transient is 50mV for 5A load step.

If the POSCAP 2R5TPE220MC(220uF, 12mohm ESR) is used, the critical inductance is given as

$$\begin{aligned}L_{\text{crit}} &= \frac{\text{ESR}_E \times C_E \times V_{\text{OUT}}}{\Delta I_{\text{step}}} \\ &= \frac{12\text{m}\Omega \times 220\mu\text{F} \times 1.05\text{V}}{5\text{A}} = 0.55\mu\text{H}\end{aligned}$$

The selected inductor is 1uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.

number of capacitor is

$$\begin{aligned}\tau &= \frac{L \times \Delta I_{\text{step}} - \text{ESR}_E \times C_E}{V_{\text{OUT}}} \\ &= \frac{1\mu\text{H} \times 5\text{A}}{1.05\text{V}} - 12\text{m}\Omega \times 220\mu\text{F} = 2.12\mu\text{s}\end{aligned}$$

$$\begin{aligned}N &= \frac{\text{ESR}_E \times \Delta I_{\text{step}}}{\Delta V_{\text{tran}}} + \frac{V_{\text{OUT}}}{2 \times L \times C_E \times \Delta V_{\text{tran}}} \times \tau^2 \\ &= \frac{12\text{m}\Omega \times 5\text{A}}{53\text{mV}} + \frac{1.05\text{V}}{2 \times 1\mu\text{H} \times 220\mu\text{F} \times 53\text{mV}} \times (2.12\mu\text{s})^2 \\ &= 1.35\end{aligned}$$

The number of capacitors has to satisfy both ripple and transient requirement. Overall, we choose N=2.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, 20% to 100% (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has 180° phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between 1/10 and 1/5 of the switching frequency, phase margin greater than 50° and the gain crossing 0dB with -20dB/decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

Voltage feedforward compensation is used in NX2141 to compensate the output voltage variation caused by input voltage changing. The feedforward function is realized by using VIN pin voltage to program the oscillator ramp voltage $V_{OSC}=0.1V_{IN}$, which provides nearly constant power stage gain under wide voltage input range.

A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compen-

sate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$F_{Z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \quad \dots(11)$$

$$F_{Z2} = \frac{1}{2 \times \pi \times (R_2 + R_3) \times C_3} \quad \dots(12)$$

$$F_{P1} = \frac{1}{2 \times \pi \times R_3 \times C_3} \quad \dots(13)$$

$$F_{P2} = \frac{1}{2 \times \pi \times R_4 \times \frac{C_1 \times C_2}{C_1 + C_2}} \quad \dots(14)$$

where F_{Z1}, F_{Z2}, F_{P1} and F_{P2} are poles and zeros in the compensator.

The transfer function of type III compensator for transconductance amplifier is given by:

$$\frac{V_e}{V_{OUT}} = \frac{1 - g_m \times Z_f}{1 + g_m \times Z_{in} + Z_{in} / R_1}$$

For the voltage amplifier, the transfer function of compensator is

$$\frac{V_e}{V_{OUT}} = \frac{-Z_f}{Z_{in}}$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_4 \gg 2/g_m$. And it would be desirable if $R_1 || R_2 || R_3 \gg 1/g_m$ can be met at the same time.




Figure 17 - Type III compensator using transconductance amplifier

Case 1: $F_{LC} < F_O < F_{ESR}$ (for most ceramic or low ESR POSCAP, OSCON)




Figure 18 - Bode plot of Type III compensator
($F_{LC} < F_O < F_{ESR}$)

Typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_O < F_{ESR}$ and $F_O < 1/10$ is shown as the following steps.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{1\mu H \times 440\mu F}}$$

$$= 7.59\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 6\text{m}\Omega \times 440\mu F}$$

$$= 60.3\text{kHz}$$

2. Set R_4 equal to 2.5k Ω .

3. Calculate C_2 with zero F_{Z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{Z1} \times R_4}$$

$$= \frac{1}{2 \times \pi \times 0.75 \times 7.59\text{kHz} \times 2.5\text{k}\Omega}$$

$$= 11\text{nF}$$

Choose $C_2 = 15\text{nF}$.

4. Calculate C_1 by equation (14) with pole F_{P2} at one third of the switching frequency.

$$C_1 \approx \frac{1}{2 \times \pi \times R_4 \times F_{P2}}$$

$$\approx \frac{1}{2 \times \pi \times 2.5\text{k}\Omega \times 66.7\text{kHz}}$$

$$\approx 959\text{pF}$$

Choose $C_1 = 1\text{nF}$.

5. Calculate C_3 with the crossover frequency F_O at 15kHz.

$$C_3 = \frac{V_{OSC}}{V_{IN}} \times \frac{2 \times \pi \times F_O \times L \times C_{OUT}}{R_4}$$

$$= \frac{1}{10} \times \frac{2 \times \pi \times 15\text{kHz} \times 1\mu H \times 440\mu F}{2.5\text{k}\Omega}$$

$$= 1.7\text{nF}$$

Choose $C_3 = 2.2\text{nF}$.

6. Calculate R_3 by equation (13) with $F_{P1} = F_{ESR}$.

$$R_3 = \frac{1}{2 \times \pi \times F_{P1} \times C_3}$$

$$= \frac{1}{2 \times \pi \times 60.3\text{kHz} \times 2.2\text{nF}}$$

$$= 1.2\text{k}\Omega$$

Choose $R_3 = 1.5\text{k}\Omega$.

7. Calculate R_2 by setting compensator zero F_{Z2} at the LC double pole.

$$R_2 = \frac{1}{2 \times \pi \times C_3} \times \left(\frac{1}{F_{Z2}} - \frac{1}{F_{P1}} \right)$$

$$= \frac{1}{2 \times \pi \times 2.2\text{nF}} \times \left(\frac{1}{7.59\text{kHz}} - \frac{1}{60.3\text{kHz}} \right)$$

$$= 8.35\text{k}\Omega$$

Choose $R_2 = 10\text{k}\Omega$.

8. Calculate R_1 .

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{10k\Omega \times 0.8V}{1.05V - 0.8V} = 32k\Omega$$

Choose $R_1 = 32k\Omega$.

Case 2: $F_{LC} < F_{ESR} < F_O$ (for electrolytic capacitors)




Figure 19- Bode plot of Type III compensator ($F_{LC} < F_{ESR} < F_O$)

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_{ESR} < F_O$ and $F_O < 1/10F_s$ is shown as the following steps. Here two SANYO MV-WF1000 with 18 mΩ is chosen as output capacitor, output inductor is 2.2uH, output voltage is 1.05V, switching frequency is 200kHz.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} :

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} = \frac{1}{2 \times \pi \times \sqrt{2.2\mu H \times 2000\mu F}} = 2.4kHz$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}} = \frac{1}{2 \times \pi \times 9m\Omega \times 2000\mu F} = 8.8kHz$$

2. Set R_4 equal to 2.5kΩ.

3. Calculate C_2 with zero F_{Z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{Z1} \times R_4} = \frac{1}{2 \times \pi \times 0.75 \times 2.4kHz \times 2.5k\Omega} = 35nF$$

Choose $C_2 = 33nF$.

4. Calculate C_1 by equation (14) with pole F_{P2} at one third of the switching frequency.

$$C_1 \approx \frac{1}{2 \times \pi \times R_4 \times F_{P2}} \approx \frac{1}{2 \times \pi \times 2.5k\Omega \times 66.7kHz} \approx 959pF$$

Choose $C_1 = 1nF$.

5. Calculate R_3 with the crossover frequency F_O at 15kHz.

$$R_3 = \frac{V_{IN}}{V_{OSC}} \times \frac{ESR \times R_4}{2 \times \pi \times F_O \times L} = 10 \times \frac{9m\Omega \times 2.5k\Omega}{2 \times \pi \times 15kHz \times 1\mu H} = 1.08k\Omega$$

Choose $R_3 = 1.2k\Omega$.

6. Calculate C_3 by equation (13) with $F_{P1} = F_{ESR}$.

$$C_3 = \frac{1}{2 \times \pi \times F_{P1} \times R_3} = \frac{1}{2 \times \pi \times 8.8kHz \times 1.2k\Omega} = 14nF$$

Choose $C_3 = 15nF$.

7. Calculate R_2 by setting compensator zero F_{Z2} at the LC double pole.

$$R_2 = \frac{1}{2 \times \pi \times C_3} \times \left(\frac{1}{F_{z2}} - \frac{1}{F_{p1}} \right)$$

$$= \frac{1}{2 \times \pi \times 15\text{nF}} \times \left(\frac{1}{2.4\text{kHz}} - \frac{1}{8.8\text{kHz}} \right)$$

$$= 3.2\text{k}\Omega$$

Choose $R_2 = 4\text{k}\Omega$.

8. Calculate R_1 .

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{4\text{k}\Omega \times 0.8\text{V}}{1.05\text{V} - 0.8\text{V}} = 12.8\text{k}\Omega$$

Choose $R_1 = 12.7\text{k}\Omega$.

B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, F_o has to satisfy $F_{LC} < F_{ESR} \ll F_o < 1/10F_s$.




Figure 20 - Bode plot of Type II compensator

Type II compensator can also be realized by simple RC circuit without feedback as shown in figure 15. R_3 and C_1 introduce a zero to cancel the double pole effect. C_2 introduces a pole to suppress the switching noise.

The following equations show the compensator pole zero location and constant gain.

$$\text{Gain} = g_m \times \frac{R_1}{R_1 + R_2} \times R_3 \quad \dots (15)$$

$$F_z = \frac{1}{2 \times \pi \times R_3 \times C_1} \quad \dots (16)$$

$$F_p \approx \frac{1}{2 \times \pi \times R_3 \times C_2} \quad \dots (17)$$




Figure 21 - Type II compensator with transconductance amplifier

The following is parameters for type II compensator design. Input voltage is 12V, output voltage is 2.5V, output inductor is 2.2uH, output capacitors are two 680uF with 41mΩ electrolytic capacitors.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{2.2\text{uH} \times 1360\text{uF}}}$$

$$= 2.9\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times \text{ESR} \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 20.5\text{m}\Omega \times 1360\text{uF}}$$

$$= 5.7\text{kHz}$$

1. Set R_2 equal to 10k Ω . Using equation 18, the final selection of R_1 is 4.7k Ω .

2. Set crossover frequency at 1/20 of the swithing frequency, here $F_o=10$ kHz.

3. Calculate R_3 value by the following equation.

$$R_3 = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_o \times L}{R_{ESR}} \times \frac{1}{g_m} \times \frac{V_{OUT}}{V_{REF}}$$

$$= \frac{1}{10} \times \frac{2 \times \pi \times 10 \text{kHz} \times 2.2 \mu\text{H}}{20.5 \text{m}\Omega} \times \frac{1}{2.5 \text{mA/V}}$$

$$\times \frac{2.5 \text{V}}{0.8 \text{V}}$$

$$= 0.8 \text{k}\Omega$$

Choose $R_3 = 1 \text{k}\Omega$.

4. Calculate C_1 by setting compensator zero F_z at 75% of the LC double pole.

$$C_1 = \frac{1}{2 \times \pi \times R_3 \times F_z}$$

$$= \frac{1}{2 \times \pi \times 1 \text{k}\Omega \times 0.75 \times 2.9 \text{kHz}}$$

$$= 70 \text{nF}$$

Choose $C_1 = 68 \text{nF}$.

5. Calculate C_2 by setting compensator pole F_p at half the swithing frequency.

$$C_2 = \frac{1}{\pi \times R_3 \times F_s}$$

$$= \frac{1}{\pi \times 1 \text{k}\Omega \times 300 \text{kHz}}$$

$$= 530 \text{pF}$$

Choose $C_2 = 560 \text{pF}$.

Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8V. The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8V when the output voltage is at the desired value. The following equation applies to figure 22, which shows the relationship between V_{OUT} , V_{REF} and voltage divider.




Figure 22 - Voltage divider

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} \quad \dots(18)$$

where R_2 is part of the compensator, and the value of R_1 value can be set by voltage divider.

Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1 μF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$I_{RMS} = I_{OUT} \times \sqrt{D} \times \sqrt{1-D}$$

$$D = \frac{V_{OUT}}{V_{INMIN}} \quad \dots(19)$$

$V_{INMIN} = 8 \text{V}$, $V_{OUT} = 1.05 \text{V}$, $I_{OUT} = 10 \text{A}$, the result of input RMS current is 3.4A.

For higher efficiency, low ESR capacitors are recommended. One Sanyo OSCON CAP 25SVP56M 25V 56 μF 28m Ω with 3.8A RMS rating are chosen as input bulk capacitors.

Power MOSFETs Selection

The NX2141 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. For example, two IRF7822 are used in application. They have the following parameters: $V_{DS}=30V$, $I_D=18A$, $R_{DS(ON)}=6.5m\Omega$, $Q_{GATE}=44nC$.

There are two factors causing the MOSFET power loss: conduction loss, switching loss.

Conduction loss is simply defined as:

$$\begin{aligned} P_{HCON} &= I_{OUT}^2 \times D \times R_{DS(ON)} \times K \\ P_{LCON} &= I_{OUT}^2 \times (1-D) \times R_{DS(ON)} \times K \\ P_{TOTAL} &= P_{HCON} + P_{LCON} \end{aligned} \quad \dots(20)$$

where the $R_{DS(ON)}$ will increase as MOSFET junction temperature increases, K is $R_{DS(ON)}$ temperature dependency. As a result, $R_{DS(ON)}$ should be selected for the worst case, in which K approximately equals to 1.4 at 125°C according to datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$P_{SW} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times T_{SW} \times F_s \quad \dots(21)$$

where I_{OUT} is output current, T_{SW} is the sum of T_R and T_F which can be found in mosfet datasheet, and F_s is switching frequency. Switching loss P_{SW} is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits. It is proportional to frequency and is defined as:

$$P_{gate} = (Q_{HGATE} \times V_{HGS} + Q_{LGATE} \times V_{LGS}) \times F_s \quad \dots(22)$$

where Q_{HGATE} is the high side MOSFETs gate charge, Q_{LGATE} is the low side MOSFETs gate charge, V_{HGS} is the high side gate source voltage, and V_{LGS} is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. For NX2141, the current limit is decided by the $R_{DS(ON)}$ of the low side mosfet. When synchronous FET is on, and the voltage on SW pin is below 320mV, the over current occurs. The over current limit can be calculated by the following equation.

$$I_{SET} = 320mV / R_{DS(ON)}$$

The MOSFET $R_{DS(ON)}$ is calculated in the worst case situation, then the current limit for MOSFET IRF7822 is

$$I_{SET} = \frac{320mV}{R_{DS(ON)}} = \frac{320mV}{1.4 \times 6.5m\Omega} = 35A$$

Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.

2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1uF need to be practically touch-

ing the drain pin of the upper MOSFET, a plane connection is a must.

3. The output capacitors should be placed as close as to the load as possible and plane connection is required.

4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane as close as possible. A snubber needs to be placed as close to this junction as possible.

5. Source of the lower MOSFET needs to be connected to the GND plane with multiple vias. One is not enough. This is very important. The same applies to the output capacitors and input capacitors.

6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be wide and short. A place for gate drv resistors is needed to fine tune noise if needed.


7. Vcc capacitor, BST capacitor or any other bypassing capacitor needs to be placed first around the IC and as close as possible. The capacitor on comp to GND or comp back to FB needs to be placed as close to the pin as well as resistor divider.

8. The output sense line which is sensing output back to the resistor divider should not go through high frequency signals.


9. All GNDs need to go directly thru via to GND plane.

10. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC.


11. In multilayer PCB, separate power ground and analog ground. These two grounds must be connected together on the PCB board layout at a single point. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function.

MLPQ 16 PIN 3 x 3 PACKAGE OUTLINE DIMENSIONS


TOP VIEW




BOTTOM VIEW



SIDE VIEW

NOTE: ALL DIMENSIONS ARE DISPLAYED IN MILLIMETERS.

MLPQ 16 PIN 3 x 3 TAPE AND REEL INFORMATION


Dimension	MLPQ/D03X03
Ao	3.3 +/– 0.1
Bo	3.3 +/– 0.1
Ko	1.1 +/– 0.1
P	8 +/– 0.1
W	12 +/– 0.3
T	0.3 +/– 0.05
R7/Quantity	1000
R13/Quantity	3000

NOTE:

1. R7 = 7 INCH LOCK REEL, R13 = 13 INCH LOCK REEL.
2. ALL DIMENSIONS ARE DISPLAYED IN MILLIMETERS.