

DESCRIPTION

The NX2307 controller IC is a compact synchronous Buck controller IC with 8 lead SOIC8 package designed for step down DC to DC converter applications. The NX2307 controller is optimized to convert single supply 12V bus voltage to as low as 0.8V output voltage. Internal UVLO keeps the regulator off until the supply voltage exceeds 7V where internal digital soft starts get initiated to ramp up output. The NX2307 employs fixed current limiting followed by HICCUP feature. Other features includes: 12V gate drive capability, Converter Shutdown by pulling COMP pin to Gnd, Adaptive dead band control.

FEATURES

- 12V Gate Driver
- Bus voltage operation from 7V to 15V
- Fixed hiccup current limit by sensing Rdson of Synchronous MOSFET
- Internal 300kHz
- Internal Digital Soft Start Function
- Adaptive deadband Control
- Shut Down via pulling COMP pin
- Pb-free and RoHS compliant

APPLICATIONS

- Graphic Card on board converters
- Vddq Supply in mother board applications
- On board DC to DC such as 12V to 3.3V, 2.5V or 1.8V
- Set Top Box and LCD Display


TYPICAL APPLICATION


Figure1 - Typical application of NX2307

ORDERING INFORMATION


Device	Temperature	Package	Frequency	Pb-Free
NX2307CSTR	0 to 70°C	SOIC - 8L	300kHz	Yes

ABSOLUTE MAXIMUM RATINGS

V _{CC} to PGND & BST to SW voltage	-0.3V to 16V
BST to PGND Voltage	-0.3V to 35V
SW to PGND	-2V to 35V
All other pins	-0.3V to 6.5V
Storage Temperature Range	-65°C to 150°C
Operating Junction Temperature Range	-40°C to 125°C
ESD Susceptibility	2kV

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over V_{CC} = 12V, V_{BST} - V_{SW} = 12V, and T_A = 0 to 70°C. Typical values refer to T_A = 25°C.

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Reference Voltage						
Ref Voltage	V _{REF}			0.8		V
Ref Voltage line regulation		10V ≤ V _{CC} ≤ 14V		0.2		%
Supply Voltage(V_{CC})						
V _{CC} Voltage Range	V _{CC}		7		14	V
V _{CC} Supply Current (Static)	I _{CC} (Static)	Outputs not switching		5		mA
V _{CC} Supply Current (Dynamic)	I _{CC} (Dynamic)	C _L = 3300PF		17		mA
Supply Voltage(V_{BST})						
V _{BST} Voltage Range	V _{BST} to V _{SW}		7		14	V
V _{BST} Supply Current	V _{BST} (Dynamic)	C _L = 3300PF		12		mA
Under Voltage Lockout						
V _{CC} -Threshold	V _{CC_UVLO}	V _{CC} Rising		6.6		V
V _{CC} -Hysteresis	V _{CC_Hyst}	V _{CC} Falling		0.3		V

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Oscillator (Rt)						
Frequency	F_S			300		KHz
Ramp-Amplitude Voltage	V_{RAMP}			1.1		V
Max Duty Cycle				94		%
Min Duty Cycle					0	%
Error Amplifiers						
Transconductance				2000		umho
Input Bias Current	lb				100	nA
Comp SD threshold				0.2		V
Soft Start						
Soft Start time	Tss			6.8		mS
High Side Driver (CL=3300pF)						
Output Impedance , Sourcing Current	$R_{source}(Hdrv)$	I=200mA		3.6		ohm
Output Impedance , Sinking Current	$R_{sink}(Hdrv)$	I=200mA		1		ohm
Rise Time	THdrv(Rise)	10% to 90%		30		ns
Fall Time	THdrv(Fall)	90% to 10%		20		ns
Deadband Time	Tdead(L to H)	Ldrv going Low to Hdrv going High, 10% to 10%		50		ns
Low Side Driver (CL=3300pF)						
Output Impedance, Sourcing Current	$R_{source}(Ldrv)$	I=200mA		2.2		ohm
Output Impedance, Sinking Current	$R_{sink}(Ldrv)$	I=200mA		1		ohm
Rise Time	TLdrv(Rise)	10% to 90%		30		ns
Fall Time	TLdrv(Fall)	90% to 10%		20		ns
Deadband Time	Tdead(H to L)	SW going Low to Ldrv going High, 10% to 10%		50		ns
Fixed OCP						
OCP voltage threshold				240		mV

PIN DESCRIPTIONS

PIN #	PIN SYMBOL	PIN DESCRIPTION
5	VCC	Power supply voltage. A high freq 1uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin. The maximum rating of this pin is 16V.
1	BST	This pin supplies voltage to high side FET driver. A high freq minimum 0.1uF ceramic capacitor is placed as close as possible to and connected to this pin and SW pin.
3	GND	Power ground.
6	FB	This pin is the error amplifiers inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage.
7	COMP	This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop. This pin is also used as a shut down pin. When this pin is pulled below 0.2V, both drivers are turned off and internal soft start is reset.
8	SW	This pin is connected to source of high side FETs and provide return path for the high side driver. It is also used to hold the low side driver low until this pin is brought low by the action of high side turning off. LDRV can only go high if SW is below 1V threshold .
2	HDRV	High side gate driver output.
4	LDRV	Low side gate driver output.


BLOCK DIAGRAM


Figure 2 - Simplified block diagram of the NX2307

Bill of Materials

Item	Quantity	Reference	Value	Manufacture
1	2	VOUT,BUS	CON2	
2	2	C5B,C2	1u	
3	1	C4	0.1u	
4	1	C5A	16SVPA180M	SANYO
5	1	C6	100u/16V	
6	1	C7	6800p	
7	1	C8	4SEPC560M	SANYO
8	11	M3,D3,M4,R5,C9,R10,C10, R11,C11,R12,R13	OP	
9	1	C12	.1u	
10	1	C13	2700p	
11	1	C19	470pF	
12	1	C10	200p	
13	1	D1	MBR0530T1	
14	2	JVOUT,JSW	SCOPE TP	Tektronics
15	1	J1	ATX con	
16	1	J12V	ATX-12V	
17	1	L1	DO3316P-102	Coilcraft
18	1	L2	DO5010P-152HC	Coilcraft
19	2	M1,M2	IRF3706	International Rectifier
20	1	PWR	LED	
21	2	R2,R20	10	
22	2	R3,R4	0	
23	1	R6	5.49k	
24	1	R7	1.43k	
25	1	R8	10k	
26	1	R9	8.06k	
27	1	R15	2k	
28	1	R24	1k	
29	1	U1	NX2307-SOIC8	NEXSEM INC.


Demoboard waveforms


Figure 4 - Output ripple for power output




Figure 5 - Output voltage transient response for load current 0A-5A




Figure 6 - Start up time




Figure 7 - Prebias startup




Figure 8 - Shutdown via pulling comp pin down




Figure 9 - Short circuit protection

APPLICATION INFORMATION

Symbol Used In Application Information:

V_{IN}	- Input voltage
V_{OUT}	- Output voltage
I_{OUT}	- Output current
ΔV_{RIPPLE}	- Output voltage ripple
F_S	- Switching frequency
ΔI_{RIPPLE}	- Inductor current ripple

Design Example

Power stage design requirements:

$$V_{IN}=12V$$

$$V_{OUT}=1.8V$$

$$I_{OUT}=10A$$

$$\Delta V_{RIPPLE} \leq 25mV$$

$$\Delta V_{TRAN} \leq 100mV @ 5A \text{ step}$$

$$F_S=300kHz$$

Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20% to 40% of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$L_{OUT} = \frac{V_{IN} - V_{OUT}}{I_{RIPPLE}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_S} \quad \dots(1)$$

$$I_{RIPPLE} = k \times I_{OUTPUT}$$

where k is between 0.2 to 0.4.

Select k=0.4, then

$$L_{OUT} = \frac{12V - 1.8V}{0.4 \times 10A} \times \frac{1.8V}{12V} \times \frac{1}{300kHz}$$

$$L_{OUT} = 1.3\mu H$$

Choose $L_{OUT} = 1.5\mu H$, then coilcraft inductor

DO5010P-152HC is a good choice.

Current Ripple is calculated as

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{L_{OUT}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_S}$$

$$= \frac{12V - 1.8V}{1.5\mu H} \times \frac{1.8V}{12V} \times \frac{1}{300kHz} = 3.4A \quad \dots(2)$$

Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$\Delta V_{RIPPLE} = ESR \times \Delta I_{RIPPLE} + \frac{\Delta I_{RIPPLE}}{8 \times F_S \times C_{OUT}} \quad \dots(3)$$

Where ESR is the output capacitors' equivalent series resistance, C_{OUT} is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic, POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, OSCON are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$ESR_{desire} = \frac{\Delta V_{RIPPLE}}{\Delta I_{RIPPLE}} = \frac{25mV}{3.4A} = 7.3m\Omega \quad \dots(4)$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 25mV output ripple, OSCON 4SEPC560M with 7m Ω are chosen.

$$N = \frac{ESR_E \times \Delta I_{RIPPLE}}{\Delta V_{RIPPLE}} \quad \dots(5)$$

Number of Capacitor is calculated as

$$N = \frac{7m\Omega \times 3.4A}{25mV}$$

$$N = 0.95$$

The number of capacitor has to be round up to a integer. Choose $N = 1$.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, one 100uF, X5R ceramic capacitor with 2mΩ ESR is used. The amount of output ripple is

$$\begin{aligned}\Delta V_{\text{RIPPLE}} &= 2\text{m}\Omega \times 3.4\text{A} + \frac{3.4\text{A}}{8 \times 300\text{kHz} \times 100\text{uF}} \\ &= 6.8\text{mV} + 14.1\text{mV} = 20.9\text{mV}\end{aligned}$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

Based On Transient Requirement

Typically, the output voltage droop during transient is specified as

$$\Delta V_{\text{droop}} < \Delta V_{\text{tran}} @ \text{step load } \Delta I_{\text{STEP}}$$

During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a ΔI_{STEP} transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$\Delta V_{\text{overshoot}} = \text{ESR} \times \Delta I_{\text{step}} + \frac{V_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times \tau^2 \quad \dots(6)$$

where τ is the a function of capacitor, etc.

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}} - \text{ESR} \times C_{\text{OUT}}}{V_{\text{OUT}}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad \dots(7)$$

where

$$L_{\text{crit}} = \frac{\text{ESR} \times C_{\text{OUT}} \times V_{\text{OUT}}}{\Delta I_{\text{step}}} = \frac{\text{ESR}_E \times C_E \times V_{\text{OUT}}}{\Delta I_{\text{step}}} \quad \dots(8)$$

where ESR_E and C_E represents ESR and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected out-

put inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $L \leq L_{\text{crit}}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$N = \frac{\text{ESR}_E \times \Delta I_{\text{step}}}{\Delta V_{\text{tran}}} + \frac{V_{\text{OUT}}}{2 \times L \times C_E \times \Delta V_{\text{tran}}} \times \tau^2 \quad \dots(9)$$

where

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}} - \text{ESR}_E \times C_E}{V_{\text{OUT}}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad \dots(10)$$

For example, assume voltage droop during transient is 100mV for 5A load step.

If the OSCON 4SEPC560M (560uF, 7mohm ESR) is used, the critical inductance is given as

$$\begin{aligned}L_{\text{crit}} &= \frac{\text{ESR}_E \times C_E \times V_{\text{OUT}}}{\Delta I_{\text{step}}} = \\ &= \frac{7\text{m}\Omega \times 560\text{uF} \times 1.8\text{V}}{5\text{A}} = 1.42\text{uH}\end{aligned}$$

The selected inductor is 1.5uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.

number of capacitor is

$$\begin{aligned}\tau &= \frac{L \times \Delta I_{\text{step}} - \text{ESR}_E \times C_E}{V_{\text{OUT}}} \\ &= \frac{1.5\text{uH} \times 5\text{A}}{1.8\text{V}} - 7\text{m}\Omega \times 560\text{uF} = 0.25\text{us}\end{aligned}$$

$$\begin{aligned}N &= \frac{\text{ESR}_E \times \Delta I_{\text{step}}}{\Delta V_{\text{tran}}} + \frac{V_{\text{OUT}}}{2 \times L \times C_E \times \Delta V_{\text{tran}}} \times \tau^2 \\ &= \frac{7\text{m}\Omega \times 5\text{A}}{100\text{mV}} + \frac{1.8\text{V}}{2 \times 1.5\text{uH} \times 560\text{uF} \times 100\text{mV}} \times (0.25\text{us})^2 \\ &= 0.35\end{aligned}$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we choose N=1.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, 20% to 100% (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has 180° phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between 1/10 and 1/5 of the switching frequency, phase margin greater than 50° and the gain crossing 0dB with -20dB/decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$F_{Z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \quad \dots(11)$$

$$F_{Z2} = \frac{1}{2 \times \pi \times (R_2 + R_3) \times C_3} \quad \dots(12)$$

$$F_{P1} = \frac{1}{2 \times \pi \times R_3 \times C_3} \quad \dots(13)$$

$$F_{P2} = \frac{1}{2 \times \pi \times R_4 \times \frac{C_1 \times C_2}{C_1 + C_2}} \quad \dots(14)$$

where F_{Z1}, F_{Z2}, F_{P1} and F_{P2} are poles and zeros in the compensator.

The transfer function of type III compensator for transconductance amplifier is given by:

$$\frac{V_e}{V_{OUT}} = \frac{1 - g_m \times Z_f}{1 + g_m \times Z_{in} + Z_{in} / R_1}$$

For the voltage amplifier, the transfer function of compensator is

$$\frac{V_e}{V_{OUT}} = \frac{-Z_f}{Z_{in}}$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_4 \gg 2/g_m$. And it would be desirable if $R_1 || R_2 || R_3 \gg 1/g_m$ can be met at the same time.




Figure 10 - Type III compensator using transconductance amplifier (C1 can also be connected from comp pin to ground)

Case 1: $F_{LC} < F_O < F_{ESR}$ (for most ceramic or low ESR POSCAP, OSCON)




Figure 11 - Bode plot of Type III compensator
($F_{LC} < F_O < F_{ESR}$)

Typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_O < F_{ESR}$ and $F_O \leq 1/10 \sim 1/5 F_s$ is shown as the following steps.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{1.5\mu H \times 560\mu F}}$$

$$= 5.5\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 7\text{m}\Omega \times 560\mu F}$$

$$= 40.6\text{kHz}$$

2. Set R_2 equal to 10k Ω .

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{10\text{k}\Omega \times 0.8\text{V}}{1.8\text{V} - 0.8\text{V}} = 8\text{k}\Omega$$

Choose $R_1 = 8.06\text{k}\Omega$.

3. Set zero $F_{z2} = F_{LC}$ and $F_{p1} = F_{ESR}$, calculate C_3 .

$$C_3 = \frac{1}{2 \times \pi \times R_2} \times \left(\frac{1}{F_{z2}} - \frac{1}{F_{p1}} \right)$$

$$= \frac{1}{2 \times \pi \times 10\text{k}\Omega} \times \left(\frac{1}{5.5\text{kHz}} - \frac{1}{40.6\text{kHz}} \right)$$

$$= 2.5\text{nF}$$

Choose $C_3 = 2.7\text{nF}$.

4. Calculate R_4 with the crossover frequency at 1/10 ~ 1/5 of the switching frequency. Set $F_O = 30\text{kHz}$.

$$R_4 = \frac{V_{osc}}{V_{in}} \times \frac{2 \times \pi \times F_O \times L}{C_3} \times C_{out}$$

$$= \frac{1.1\text{V}}{12\text{V}} \times \frac{2 \times \pi \times 30\text{kHz} \times 1.5\mu H}{2.7\text{nF}} \times 560\mu F$$

$$= 5.38\text{k}\Omega$$

Choose $R_4 = 5.36\text{k}\Omega$.

5. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{z1} \times R_4}$$

$$= \frac{1}{2 \times \pi \times 0.75 \times 5.5\text{kHz} \times 5.36\text{k}\Omega}$$

$$= 7.1\text{nF}$$

Choose $C_2 = 6.8\text{nF}$.

6. Calculate C_1 by equation (14) with pole F_{p2} at half the switching frequency.

$$C_1 = \frac{1}{2 \times \pi \times R_4 \times F_{p2}}$$

$$= \frac{1}{2 \times \pi \times 5.36\text{k}\Omega \times 150\text{kHz}}$$

$$= 197\text{pF}$$

Choose $C_1 = 200\text{pF}$.

7. Calculate R_3 by equation (13) with $F_{p1} = F_{ESR}$.

$$R_3 = \frac{1}{2 \times \pi \times F_{p1} \times C_3}$$

$$= \frac{1}{2 \times \pi \times 40.6 \text{kHz} \times 2.5 \text{nF}}$$

$$= 1.45 \text{k}\Omega$$

Choose $R_3 = 1.43 \text{k}\Omega$.

Case 2: $F_{LC} < F_{ESR} < F_o$ (for electrolytic capacitors)




Figure 12 - Bode plot of Type III compensator ($F_{LC} < F_{ESR} < F_o$)

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_{ESR} < F_o$ and $F_o \leq 1/10 \sim 1/5 F_s$ is shown as the following steps. Here two SANYO MV-WG1000 with 30 mΩ is chosen as output capacitor, output inductor is 2.2uH. See figure 18.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{2.2 \text{uH} \times 2000 \text{uF}}}$$

$$= 1.8 \text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 15 \text{m}\Omega \times 2000 \text{uF}}$$

$$= 5.3 \text{kHz}$$

2. Set R_2 equal to 15kΩ.

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{15 \text{k}\Omega \times 0.8 \text{V}}{1.8 \text{V} - 0.8 \text{V}} = 12 \text{k}\Omega$$

Choose $R_1 = 12 \text{k}\Omega$.

3. Set zero $F_{z2} = F_{LC}$ and $F_{p1} = F_{ESR}$.

4. Calculate C_3 .

$$C_3 = \frac{1}{2 \times \pi \times R_2} \times \left(\frac{1}{F_{z2}} - \frac{1}{F_{p1}} \right)$$

$$= \frac{1}{2 \times \pi \times 15 \text{k}\Omega} \times \left(\frac{1}{1.8 \text{kHz}} - \frac{1}{5.3 \text{kHz}} \right)$$

$$= 2.4 \text{nF}$$

Choose $C_3 = 2.7 \text{nF}$.

5. Calculate R_3 .

$$R_3 = \frac{1}{2 \times \pi \times F_{p1} \times C_3}$$

$$= \frac{1}{2 \times \pi \times 5.3 \text{kHz} \times 2.7 \text{nF}}$$

$$= 11.1 \text{k}\Omega$$

Choose $R_3 = 11 \text{k}\Omega$.

6. Calculate R_4 with $F_o = 30 \text{kHz}$.

$$R_4 = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_o \times L}{ESR} \times \frac{R_2 \times R_3}{R_2 + R_3}$$

$$= \frac{1.1 \text{V}}{12 \text{V}} \times \frac{2 \times \pi \times 30 \text{kHz} \times 2.2 \text{uH}}{15 \text{m}\Omega} \times \frac{15 \text{k}\Omega \times 11 \text{k}\Omega}{15 \text{k}\Omega + 11 \text{k}\Omega}$$

$$= 16 \text{k}\Omega$$

Choose $R_4 = 16 \text{k}\Omega$.

7. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{z1} \times R_4}$$

$$= \frac{1}{2 \times \pi \times 0.75 \times 1.8 \text{kHz} \times 16 \text{k}\Omega}$$

$$= 4.2 \text{nF}$$

Choose $C_2 = 4.7 \text{nF}$.

8. Calculate C_1 by equation (14) with pole F_{p2} at half the switching frequency.

$$C_1 = \frac{1}{2 \times \pi \times R_4 \times F_{p2}}$$

$$= \frac{1}{2 \times \pi \times 16\text{k}\Omega \times 150\text{kHz}}$$

$$= 66\text{pF}$$

Choose $C_1=68\text{pF}$.

B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, F_o has to satisfy $F_{LC} < F_{ESR} \ll F_o \leq 1/10 \sim 1/5 F_s$.

Case 1:

Type II compensator can be realized by simple RC circuit as shown in figure 14. R_3 and C_1 introduce a zero to cancel the double pole effect. C_2 introduces a pole to suppress the switching noise.

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_3 \gg 1/g_m$ and $R_1 || R_2 \gg 1/g_m$. The following equations show the compensator pole zero location and constant gain.

$$\text{Gain} = \frac{R_3}{R_2} \quad \dots (15)$$

$$F_z = \frac{1}{2 \times \pi \times R_3 \times C_1} \quad \dots (16)$$

$$F_p \approx \frac{1}{2 \times \pi \times R_3 \times C_2} \quad \dots (17)$$




Figure 13 - Bode plot of Type II compensator




Figure 14 - Type II compensator with transconductance amplifier(case 1)

The following parameters are used as an example for type II compensator design, three 1500uF with 19mohm Sanyo electrolytic CAP 6MV1500WGL are used as output capacitors. Coilcraft DO5010P-152HC 1.5uH is used as output inductor. See figure 19. The power stage information is that: $V_{IN}=12\text{V}$, $V_{OUT}=1.2\text{V}$, $I_{OUT}=12\text{A}$, $F_s=300\text{kHz}$.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{1.5\mu H \times 4500\mu F}}$$

$$= 1.94\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 6.33\text{m}\Omega \times 4500\mu F}$$

$$= 5.6\text{kHz}$$

2. Set crossover frequency $F_0 = 30\text{kHz} \gg F_{ESR}$.

3. Set R_2 equal to $10\text{k}\Omega$. Based on output voltage, using equation 21, the final selection of R_1 is $20\text{k}\Omega$.

4. Calculate R_3 value by the following equation.

$$R_3 = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_0 \times L}{ESR} \times R_2$$

$$= \frac{1.1\text{V}}{12\text{V}} \times \frac{2 \times \pi \times 30\text{kHz} \times 1.5\mu H}{6.33\text{m}\Omega} \times 10\text{k}\Omega$$

$$= 37.2\text{k}\Omega$$

Choose $R_3 = 37.4\text{k}\Omega$.

5. Calculate C_1 by setting compensator zero F_z at 75% of the LC double pole.

$$C_1 = \frac{1}{2 \times \pi \times R_3 \times F_z}$$

$$= \frac{1}{2 \times \pi \times 37.4\text{k}\Omega \times 0.75 \times 1.94\text{kHz}}$$

$$= 2.9\text{nF}$$

Choose $C_1 = 2.7\text{nF}$.

6. Calculate C_2 by setting compensator pole F_p at half the switching frequency.

$$C_2 = \frac{1}{\pi \times R_3 \times F_s}$$

$$= \frac{1}{\pi \times 37.4\text{k}\Omega \times 150\text{kHz}}$$

$$= 57\text{pF}$$

Choose $C_2 = 56\text{pF}$.

Case 2:

Type II compensator can also be realized by simple RC circuit without feedback as shown in figure 15. R_3 and C_1 introduce a zero to cancel the double pole effect. C_2 introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$\text{Gain} = g_m \times \frac{R_1}{R_1 + R_2} \times R_3 \quad \dots (18)$$

$$F_z = \frac{1}{2 \times \pi \times R_3 \times C_1} \quad \dots (19)$$

$$F_p \approx \frac{1}{2 \times \pi \times R_3 \times C_2} \quad \dots (20)$$




Figure 15 - Type II compensator with transconductance amplifier(case 2)

The following is parameters for type II compensator design. Input voltage is 12V , output voltage is 2.5V , output inductor is $2.2\mu\text{H}$, output capacitors are two $680\mu\text{F}$ with $41\text{m}\Omega$ electrolytic capacitors. See figure 20.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{2.2\mu H \times 1360\mu F}}$$

$$= 2.9\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 20.5m\Omega \times 1360\mu F}$$

$$= 5.7kHz$$

2. Set R_2 equal to $10k\Omega$. Using equation 18, the final selection of R_1 is $4.7k\Omega$.

3. Set crossover frequency at $1/10 \sim 1/5$ of the switching frequency, here $F_o = 30kHz$.

4. Calculate R_3 value by the following equation.

$$R_3 = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_o \times L}{R_{ESR}} \times \frac{1}{g_m} \times \frac{V_{OUT}}{V_{REF}}$$

$$= \frac{1.1V}{12} \times \frac{2 \times \pi \times 30kHz \times 2.2\mu H}{20.5m\Omega} \times \frac{1}{2mA/V}$$

$$\times \frac{2.5V}{0.8V}$$

$$= 2.9k\Omega$$

Choose $R_3 = 2.87k\Omega$.

5. Calculate C_1 by setting compensator zero F_z at 75% of the LC double pole.

$$C_1 = \frac{1}{2 \times \pi \times R_3 \times F_z}$$

$$= \frac{1}{2 \times \pi \times 2.87k\Omega \times 0.75 \times 2.9kHz}$$

$$= 25nF$$

Choose $C_1 = 27nF$.

6. Calculate C_2 by setting compensator pole F_p at half the switching frequency.

$$C_2 = \frac{1}{\pi \times R_3 \times F_s}$$

$$= \frac{1}{\pi \times 2.87k\Omega \times 150kHz}$$

$$= 369pF$$

Choose $C_2 = 390pF$.

Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at $0.8V$. The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is $0.8V$ when the output voltage is at the desired value. The following equation applies to figure 17, which shows the relationship between V_{OUT} , V_{REF} and voltage divider.




Figure 16 - Voltage divider

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} \quad \dots(21)$$

where R_2 is part of the compensator, and the value of R_1 value can be set by voltage divider.

Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually $1\mu F$ ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$I_{RMS} = I_{OUT} \times \sqrt{D} \times \sqrt{1-D}$$

$$D = \frac{V_{OUT}}{V_{IN}} \quad \dots(22)$$

$V_{IN} = 12V$, $V_{OUT} = 1.8V$, $I_{OUT} = 10A$, the result of input RMS current is $3.6A$.

For higher efficiency, low ESR capacitors are recommended. One Sanyo OS-CON 16SVP180M 16V 180 μF 20m Ω with 3.64A RMS rating are chosen as input bulk capacitors.

Power MOSFETs Selection

The NX2307 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example, two IRFR3706 are used. They have the following parameters: $V_{DS}=30V$, $I_D=75A$, $R_{DS(ON)}=9m\Omega$, $Q_{GATE}=23nC$.

There are two factors causing the MOSFET power loss: conduction loss, switching loss.

Conduction loss is simply defined as:

$$\begin{aligned} P_{HCON} &= I_{OUT}^2 \times D \times R_{DS(ON)} \times K \\ P_{LCON} &= I_{OUT}^2 \times (1-D) \times R_{DS(ON)} \times K \\ P_{TOTAL} &= P_{HCON} + P_{LCON} \end{aligned} \quad \dots(23)$$

where the $R_{DS(ON)}$ will increase as MOSFET junction temperature increases, K is $R_{DS(ON)}$ temperature dependency. As a result, $R_{DS(ON)}$ should be selected for the worst case, in which K approximately equals to 1.4 at 125°C according to IRFR3706 datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$P_{SW} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times T_{SW} \times F_S \quad \dots(24)$$

where I_{OUT} is output current, T_{SW} is the sum of T_R and T_F which can be found in mosfet datasheet, and F_S is switching frequency. Switching loss P_{SW} is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits. It is proportional to frequency and is defined as:

$$P_{gate} = (Q_{HGATE} \times V_{HGS} + Q_{LGATE} \times V_{LGS}) \times F_S \quad \dots(25)$$

where Q_{HGATE} is the high side MOSFETs gate charge, Q_{LGATE} is the low side MOSFETs gate charge, V_{HGS} is the high side gate source voltage, and V_{LGS} is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. For NX2307, the current limit is decided by the $R_{DS(ON)}$ of the low side mosfet. When synchronous FET is on, and the voltage on SW pin is below 240mV, the over current occurs. The over current limit can be calculated by the following equation.

$$I_{SET} = 240mV / R_{DS(ON)}$$

The MOSFET $R_{DS(ON)}$ is calculated in the worst case situation, then the current limit for MOSFET IRFR3706 is

$$I_{SET} = \frac{240mV}{R_{DS(ON)}} = \frac{240mV}{1.4 \times 9m\Omega} = 17A$$

Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.

2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1uF need to be practically touch-

ing the drain pin of the upper MOSFET, a plane connection is a must.

3. The output capacitors should be placed as close as to the load as possible and plane connection is required.

4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane as close as possible. A snubber needs to be placed as close to this junction as possible.

5. Source of the lower MOSFET needs to be connected to the GND plane with multiple vias. One is not enough. This is very important. The same applies to the output capacitors and input capacitors.

6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be wide and short. A place for gate drv resistors is needed to fine tune noise if needed.

7. Vcc capacitor, BST capacitor or any other bypassing capacitor needs to be placed first around the IC and as close as possible. The capacitor on comp to GND or comp back to FB needs to be placed as close to the pin as well as resistor divider.

8. The output sense line which is sensing output back to the resistor divider should not go through high frequency signals.

9. All GNDs need to go directly thru via to GND plane.

10. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC.

11. In multilayer PCB, separate power ground and analog ground. These two grounds must be connected together on the PCB layout at a single point. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function.


TYPICAL APPLICATIONS


Figure 17 - NX2307 application with electrolytic capacitor and type III compensator





Figure 18 - NX2307 application with type II compensator(case 1)

SOIC8 PACKAGE OUTLINE DIMENSIONS


SYMBOL	SOIC-8LD	
	MILLIMETERS	
	MIN	MAX
A1	0.10	0.25
B	0.36	0.46
C	0.19	0.25
D	4.80	4.98
E	3.81	3.99
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.41	1.27
A	1.52	1.72
α	0°	8°
ZD	0.53 REF	
A2	1.37	1.57

SYMBOL	SOIC-8LD	
	INCHES	
	MIN	MAX
A1	.0040	.0098
B	.014	.018
C	.0075	.0098
D	.189	.196
E	.150	.157
e	.050 BSC	
H	.2284	.2440
h	.0099	.0196
L	.016	.050
A	.060	.068
α	0°	8°
ZD	.021 REF	
A2	.054	.062

NOTES :

1. LEAD COPLANARITY SHOULD BE 0 TO 0.10MM (.004") MAX.
 2. PACKAGE SURFACE FINISHING :
 - (2.1) TOP : MATTE (CHARMILLES #18~30).
 - (2.2) ALL SIDES : MATTE (CHARMILLES #18~30).
 - (2.3) BOTTOM : SMOOTH OR MATTE (CHARMILLES #18~30).
 3. ALL DIMENSIONS EXCLUDING MOLD FLASHES AND END FLASH FROM THE PACKAGE BODY SHALL NOT EXCEED 0.25MM (.010") PER SIDE(D).
- △ DETAIL OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.