

ams NanEyeC

Datasheet

Published by ams-OSRAM AG

Tobelbader Strasse 30, 8141 Premstaetten, Austria

Phone +43 3136 500-0

ams-osram.com

© All rights reserved



Table of contents

- 1 General description 4**
 - 1.1 Key specifications 4
 - 1.2 Key benefits & features..... 5
 - 1.3 Electro-optical characteristics 6
 - 1.4 Applications 8
- 2 Ordering information 8**
- 3 Pin assignment 9**
 - 3.1 Pin diagram..... 9
 - 3.2 Pin description 9
- 4 Absolute maximum ratings 10**
- 5 Electrical characteristics..... 11**
- 6 Functional description..... 13**
 - 6.1 Sensor architecture..... 13
 - 6.2 Driving the NanEyeC 16
 - 6.3 Matrix readout..... 17
 - 6.4 Serial interface..... 25
 - 6.5 Sensor programming 35
- 7 Register description 38**
 - 7.1 Detailed register description 38
- 8 Application information..... 42**
 - 8.1 Recommended LVDS receiver electronics 42
 - 8.2 Supply generation 43
 - 8.3 External components 43
- 9 Package drawings & markings 44**
- 10 Tray information..... 45**
- 11 Soldering & assembly information..... 45**

12 Appendix..... 46

12.1 Evaluation system..... 46

12.2 Application notes/guides..... 46

13 Revision information 47

14 Legal information 48

NanEyeC Miniature camera module

1 General description

NanEyeC is a miniature sized image sensor for vision applications where size is a critical factor.

With a footprint of a just 1 mm², it features a 320x320 resolution with a high sensitive 2.4-micron rolling shutter pixel, with large full well capacitance. The sensor has a high frame rate to permit SNR enhancement and a smooth, low delay display over a wide range of standard interfaces. On the other side the frame rate can be set to single frames for usage of extended exposure time and lower power consumption.

The sensor includes a 10-bit ADC and a bit serial single ended (SEIM) data interface, reducing external electronics for applications with short connections. An additional LVDS interface allows to drive the signal for longer distances.

The data line is semi duplex, such that configuration can be communicated to the sensor in the frame brake. The exposure time, dark level, analogue gain and frame rate can be programmed over the serial configuration interface.

1.1 Key specifications

Table 1: Key specifications of NanEyeC

Parameter	Value	Remark
Resolution	102.4 kP, 320 (H) x 320 (V)	
Pixel size	2.4 µm x 2.4 µm	
Optical format	1/15"	
Pixel type	4T shared, FSI	
Shutter type	Rolling Shutter	
Color filters	RGB (Bayer Pattern) or B&W	
Micro lenses	Yes (for color version)	
Lens stack	BF = 8 mm DOF = 4 mm to infinite EFL = 367 µm	Triple element lens
Programmable register	Sensor parameter	Exposure time, dark level, frame rate, analog gain and LVDS drive current

Parameter	Value	Remark
Programmable gain	4 steps 0.8x/1x/1.3x/2x	Analog
Exposure times	0.13 – 261 ms	@ default main clock
ADC	10-bit	Column ADC
Frame rate	4-38 fps (5-49 fps HS mode) 0-58 fps (with SEIM)	LVDS (Adjustable via register settings) SEIM (in slave mode)
Output interface	1x LVDS @ 63 Mbps 1x SEIM @ 75 Mbps	@ 49 Hz @ 58 Hz
Size	1040 μm x 1040 μm ±60 μm	Module including sensor, lens stack, side wall painting

1.2 Key benefits & features

The benefits and features of NanEyeC, Miniature camera module are listed below:

Table 2: Key benefits and features of NanEyeC

Benefits	Features
Compact size design for applications with strict size restrictions	Footprint of 1mm² with 4 contact pads
Adjustable frame rate. Stays in sync	Frame rate of 0-58fps @ 320x320 resolution with slave mode operation
High end optics, offering reduced distortion and improved MTF, having sharp and accurate image	Integrated wafer level multi element high end performance optics
Envision the unseen	102.4k pixel resolution using 2.4μm highly sensitive pixel, having reduced noise and higher light efficiency by increased resolution
Designed with a focus on cost efficiency	All-in-one cost-optimized complete camera module
Digital Interface with flexible connection	Possible to switch the serial interface to single ended mode (SEIM) for easier connection to ISP /SoC

1.3 Electro-optical characteristics

Table 3: Electro-optical parameters⁽¹⁾⁽²⁾

Parameter	RGB	Mono	Unit
Responsivity	8.9	6.61	DN/nJ/cm ²
Full well capacity		6.2	ke-
Conversion gain		0.137	DN/e-
QE	42.5	33.9	%
Temporal read noise in dark / dark noise		0.84 6.1	DN e-
Dynamic range		60	dB
SNR (50 % sat)		34	dB
SNR max		38.4	dB
Dark current @ 60 °C		9.2	DN/s
DSNU		0.84	DN
PRNU	1.3	1.7	%
FSD		860	DN

- (1) Measured on a B&W sensor at 530 nm illumination, for MCLK=25 MHz setting. The values are all without software correction. The measurement methods used to get these values are those recommended by the European Machine Vision Association standard 1288 for the Machine Vision Sensors and Cameras: [EMVA-1288](#)
- (2) The values shown in the table are averaged values across several samples and different operating points (supply, clock speed, gain, etc).

Figure 1: QE & responsivity (RGB)




Figure 2: QE & responsivity (Mono)




Figure 3: MTF





Figure 4: Distortion




1.4 Applications

- Medical applications
 - Pill cams
 - Intraoral scanning
- Industrial applications
 - Robotics
 - Drones
 - IoT (Internet of things)
- Wearable devices
 - Eye tracking
 - Virtual / Augmented reality
 - Gesture recognition


2 Ordering information

Q number	Material title	Chroma	Package	Optics	Delivery form	Delivery quantity (MOQ)
Q65113A9011	NEC_HLCX-00 MODULE	B&W	Module	FOV120; F4	Tray	496
Q65113A9012	NEC_HLBX-00 MODULE	RGB	Module	FOV120; F4	Tray	496



Information:

Trays are labeled with unique IDs to guarantee production lot traceability. If traceability on device level is required, the XY position of the device in the tray needs to be stored for later reference.



CAUTION:

The NanEyeC module is NOT supplied sterile! Medical use of the system, not integrated into a medical device, may lead to serious harm, illness or death!

i

Attention:

The NanEyeC device, as is, was not made to be waterproof or liquid proof. It should be integrated in a tool in such way the potting material, or adhesive, would seal all sides of the camera module, except the optical front window, from direct contact with water and/or liquids. Using the module with any protection has a high potential to be damaged, like scratch the side wall painting and even get water/liquids into it.

3 Pin assignment

3.1 Pin diagram

Table 4: Pin assignment NanEyeC SGA 2x2 (top through view)

SGA	1	2
A	VDDA	VSS
B	SCLK / DATA-	SDAT / DATA+

3.2 Pin description

Table 5: Pin description of NanEyeC

Pin number	Pin name	Pin type ⁽¹⁾	Description
SGA			
A2	VSS	VSS	Ground supply
B1	SCLK / DATA-	DIO	Serial clock input, LVDS neg. output
B2	SDAT / DATA+	DIO	Serial data input/output, LVDS pos. output
A1	VDDA	Supply	Positive supply

(1) Explanation of abbreviations:
DIO Digital Input/Output

4 Absolute maximum ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6: Absolute maximum ratings of NanEyeC

Symbol	Parameter	Min	Max	Unit	Comments
Electrical parameters					
V _{DDA}	Supply voltage to ground	-0.5	3.6	V	
V _{SCLK} , V _{SDAT}	Input pin voltage to ground	-0.5	3.6	V	
Electrostatic discharge					
ESD _{HBM}	Electrostatic discharge HBM	± 2		kV	JEDEC JS-001-2017
Temperature ranges and storage conditions					
T _A	Operating ambient temperature	-20	70	°C	See note ⁽¹⁾ (2)
	Good image quality	15	55	°C	
RH _{NC}	Relative humidity (non-condensing)	5	85	%	See note ⁽¹⁾
T _{STRG}	Storage temperature range	-	40	°C	According to MSL3 storing conditions mentioned on MBB (Moisture Barrier Bag)
RH _{NC_STRG}	Long term storage humidity	-	90	%	
t _{STRG}	Storage time		3	years	
T _{BODY}	Package body temperature		260	°C	IPC/JEDEC J-STD-020 ⁽³⁾
	Number of reflow cycles		3		See note ⁽⁴⁾
T _{DRY}	Recommended dry bake temperature	105	125	°C	
t _{DRY}	Recommended dry bake time	6	24	h	@ 125 °C
MSL_SGA	Moisture sensitivity level SGA module with lenses	3			Represents a floor life time of 168 h

(1) Long term exposure toward the maximum operating temperature will accelerate device degradation.

(2) UV curing process is in our conviction not causing any harm to the sensor.

(3) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 “Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices”. Solder balls made of SAC305.

(4) Due to the small pad pitch, standard reflow process may need to be adjusted to achieve reliable solder result.

5 Electrical characteristics

The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. Parameters without tolerance are typical values.

Table 7: Electrical characteristics of NanEyeC

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VDDA	Supply voltage		3.2	3.3	3.4	V
V _{N_{RMS}} VDDA	RMS noise on VDDA				5	mV
V _{N_{PP}} VDDA	Peak to peak noise on VDDA				20	mV
P _{CLK_STD} ⁽¹⁾	Internal pixel clock	Set by mclk_mode[1:0] and high_speed[0]		1.03 2.05 4.09		MHz
P _{CLK_HS} ⁽²⁾	Internal pixel clock high speed	Set by mclk_mode[1:0] and high_speed[0]		1.31 2.59 5.22		MHz
P _{tot_3.3}	Total power consumption	Idle mode = OFF, MCLK=31MHz (LVDS)		12		mW
		Idle mode = OFF, MCLK=31MHz (SEIM)		9.7		mW
		Idle mode = ON		3.2		mW
Digital upstream interface						
V _{IL}	SCLK, SDAT low level input voltage		-0.3		0.4	V
V _{IH}	SCLK, SDAT high level input voltage		VDDA -0.3		VDDA +0.3	V
t _s	Setup time for upstream configuration relative to SCLK		3			ns
t _H	Hold time for upstream configuration relative to SCLK		3			ns
f _{SCLK_LVDS}	SCLK frequency in LVDS				2.5	MHz
f _{SCLK_SEIM}	SCLK frequency in SEIM				75	MHz
SEIM downstream interface						
	External clock in single ended mode			60	75	MHz
t _{slew, rising}	Input slew rate of rising edge			3		ns
t _{slew, falling}	Input slew rate of falling edge			3		ns
t _{delay}	Clock into data out delay			2.1		ns

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I _{SDAT, SCLK}	SEIM output signal current	Set by output_curr[1:0]		3.9...9.6		mA
LVDS downstream interface						
V _{CM}	Common mode output voltage (DATA+/-)		1	1.4	1.8	V
I _{DATA+, DATA-}	LVDS output signal current	Set by output_curr[1:0]		0.6...2		mA
B _{CLK_STD}	Bit clock for serial data transmission (12x Pclk)	Set by mclk_mode[1:0] and high_speed[0]		12 25 49		MHz
B _{CLK_HS}	Bit clock for serial data transmission high speed (12x Pclk)	Set by mclk_mode[1:0] and high_speed[0]		16 31 63		MHz
J _{DATA}	Jitter data clock		-20		20	%
	LVDS differential peak-peak swing	Zterm=120 Ω		72...240		mV
t _{slew, rising}	Output slew rate of rising edge			3		ns
t _{slew, falling}	Output slew rate of falling edge			3		ns


- (1) _STD -> assuming High Speed bit OFF
(2) _HS -> assuming HS Speed bit ON

6 Functional description

6.1 Sensor architecture

Figure 5 shows the image sensor architecture. The internal state machine generates the necessary signals for image acquisition. The image information received in the pixels (rolling shutter) is read out sequentially, row-by-row. On the pixel output, an analog gain is possible. The pixel values then pass to a column ADC cell, in which analog to digital conversion is performed. The digital signals are then read out over a LVDS or single ended output channel.


Figure 5: Functional blocks of NanEyeC



6.1.1 Pixel array

The pixel array consists of 320 x 320 square rolling shutter pixels with a pitch of 2.4 μm (2.4 μm x 2.4 μm). The pixel architecture used in this sensor is a 4T type structure, with two pixels vertically shared. This results in an optical area of 768 μm x 768 μm (1.09 mm diameter).

Figure 6: Pixel array



The pixels are designed to achieve maximum sensitivity with low noise (using CDS). Micro lenses are placed on top of the pixels for improved fill factor and quantum efficiency (color sensor only).

There are two electrical black pixels and two electrically saturated pixels on the upper right and lower left-hand corner, which may be used to check consistency of received data.

Black pixel (1,1) can be used to compensate the black offset by subtraction it from the individual received pixel values.

6.1.2 Analog front end

The analog front end consists of 2 major parts, a column amplifier block and a column ADC block.

The column amplifier prepares the pixel signal for the column ADC. The column ADC converts the analog pixel value into a digital value. The architecture allows a full linear A/D conversion of 10 bits, with a programmable conversion gain. All gain and offset settings can be programmed using the Single Ended Serial interface.

6.1.3 LVDS block

The LVDS block converts the digital data coming from the column ADC into standard serial LVDS data. During transfer of the image data, the pixel values are transmitted in bit serial manner with 12 bits and embedded clock using Manchester coding [start bit (1-bit) + data (10-bit) + stop bit (1-bit)]. The sensor has one LVDS output pair.

6.1.4 SEIM block

Optional, if the sensor chip is close to the data receiver, the output can be switched to a single ended interface mode for easier interface to standard ISPs. In this case the DATA+ line carries the data while DATA- line transmits the clock. The data word coding with start bit (1-bit) + data (10-bit) + stop bit (1-bit) is the same as in the LVDS mode.

6.1.5 State machine

The state machine will generate all required control signals to operate the sensor. The clock is derived from an on-chip master clock generator (LVDS mode), or the clock provided on SCLK pin in (SEIM). The clock speed and so the number of transmitted frames can be set via registers bits. A detailed description of the registers and sensor programming can be found in chapter 6.5 and chapter 7 of this document.

6.1.6 Single ended serial interface

The single ended serial interface is used to load the registers with data. It is multiplexed with the LVDS interface, data can be sent in the frame windows of the receiving image information. The data in these registers is used by the state machine and ADC block while driving and

reading out the image sensor. Features like exposure time, gain, offset and frame rate can be programmed using this interface. Chapter 6.5 and chapter 7 contain more details on register programming.

The sensor will start up in IDLE MODE, having the single ended serial interface active until a proper output mode LVDS/SEIM is selected, and the idle mode is deactivated.

6.1.7 Optics

The optional optics available for the sensor is a high-performance miniature lens module. It will be directly mounted on the image sensor and has its best focus position defined by design, so no mechanical set of focus is needed. The front of the lens module is made of D 263®T eco clear borosilicate glass. The design is made in such a way that the surface towards the object is flat, so the lens performance is not influenced by the medium between the object and lens. Only the opening angle of the lens is reduced when the system operates in water.

6.2 Driving the NanEyeC

The NanEyeC image sensor is based on CMOS technology and is a system on chip, which means that all needed clocks and additional supplies are generated on-chip.

6.2.1 Supply voltage

The sensor operates from a single supply voltage VDDA. In addition, a VDDPIX (reset voltage for the pixels) as well as separated supplies for digital blocks are generated internally.

For reference schematic and external components please refer to chapter 8 Application information.

6.2.2 Start-up sequence

The sensor is fully self-timed and operates in a free running master mode. After power up, the sensor performs an internal power on reset, and then moves to IDLE MODE, having the single ended serial upstream interface active. This gives the possibility to adjust the sensor settings, especially selecting the output mode, before disabling the idle mode and starting the image data transmission.

6.2.3 Reset sequence

No special reset sequence needed.

6.2.4 Frame rate

The frame rate can be adjusted by changing the settings for the master clock (MCLK). There is also a high-speed mode available to generate even higher frame rates.

In SEIM operation the chip operates in slave mode with MCLK provided from external. To synchronize two or more cameras the same clock has to be provided to the cameras from the host side.

6.3 Matrix readout


To guarantee a high fill factor a pixel layout with the two vertical electrical shared pixels has been developed.

The matrix readout is according to the following sequence:

- 1 Read first row (R1.1), starting in the position (1,1) and finishing in the position (1,320)
- 2 Read second row (R1.2), starting in the position (2,1) and finishing in the position (2,320)
- ...
- 3 Read last row (R160.2), starting in the position (320,1) and finishing in the position (320,320)

Note that (row,column), i.e., (2,1) represents row 2 column 1.


Figure 7: Shared pixel matrix readout



6.3.1 Color filters

When a color version of the NanEyeC is used, the color filters are applied in a Bayer pattern. The first pixel read-out, pixel (1,1), is the bottom left one and has a blue filter.

Figure 8: Colored version bayer pattern matrix



6.3.2 Sequence of operation

6.3.2.1 LVDS


The NanEyeC sensor will start in INTERFACE MODE waiting for configuration and request to leave idle mode. After the request, the sensor will go to a loop of 4 modes, which are described below. The frame time is defined by the total duration of these 4 modes:

- **INTERFACE MODE:** During this mode, which is active during 648 PP¹ it is possible to write and update the register configuration. In this mode DATA pins are used as SDAT and SCLK.
- **SYNC MODE:** During this mode the sensor is transmitting training pattern (Table 11) to allow the sensor synchronization (duration of 656 PP).
- **DELAY MODE:** During this mode the sensor will keep the previous state during the programmed time while sending the sync pattern. The time can be programmed between 2 to 498 row periods.
- **READOUT MODE:** During this mode the sensor assumes that the synchronization is done and starts to send image data, the pixel values are transmitted in bit serial manner over an LVDS channel with embedded clock, or single ended depending on the selected transmission mode. Note that before each row a Start of Row identification is sent with the duration of 8 PP and that after the last row an End Of Frame is sent with the duration of 8 PP.

The sensor transmits a synchronization pattern at least for the period of four rows, corresponding to the SYNC MODE and to the DELAY MODE (if set to the minimum programmable value). But it can transmit the pattern continuously for a longer time period, according the rows_delay[4:0] value programmed, which can take from 2 to 498 row clock period (2*328PP to 498*328PP).

¹ PP refer to Pixel Period

Figure 9: Sequence of operation LVDS



(1) PP stands for Pixel Period, which is the time equivalent of a transmission of 12 bits.

Table 8: Matrix readout sequence LVDS

Phase #	Status	Start bit	Data XOR	Interface status	Duration	Function
INTERFACE MODE						
SERIAL	Time for serial configuration ⁽¹⁾	N/A	N/A	S_INT IN	648 PP ⁽²⁾	Serial Interface
SYNC MODE						
SYNC	Transmission of continuous 0	0	Yes	LVDS OUT	328*2 PP	Re-Synchronization
DELAY MODE						
DELAY	Transmission of continuous 0	0	Yes	LVDS OUT	328*2 PP to 328*498 PP	Programmed Delay
READOUT MODE						
RD R1.1	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 1)
RD R1.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 2)
RD R2.1	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 3)
RD R2.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 4)
Readout other rows						
RD R160.1	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 319)
RD R160.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 320)
RD EOF	Transmission of continuous 0	0	No	LVDS OUT	8 PP	End of Frame

- (1) It is recommended to drive the data bus during the entire upstream communication phase, even if no register data is sent to the sensor. This is to avoid pick up of EMI on the lines floating during the communication phase when not driven by the application.
- (2) When IDLE MODE is OFF. If IDLE MODE is enabled the sensor remains in this working mode until the IDLE MODE is disabled.

6.3.2.2 Single-ended interface mode (SEIM)

As shown in Figure 10, each frame is preceded by an INTERFACE MODE period (648 PPs), a SYNC MODE period of 2×328 PPs and a DELAY MODE period of $[2 \text{ to } 498] \times 328$ PPs. An exception is the first frame after power-on reset. This frame is not preceded with a full INTERFACE MODE period but with a shorter, INITIAL INTERFACE MODE period followed by an INITIAL PRE-SYNC MODE.

Operation Sequence Modes (as shown in Figure 4):

- **INITIAL INTERFACE MODE** consists of a single clock and a minimum of 2 PPs. The 2 PPs are used to write to NanEyeC register CONFIGURATION_1 (enable SEIM, disable IDLE mode, and other optional settings). Once IDLE mode is disabled, NanEyeC transitions to INITIAL PRE-SYNC MODE.
- **INITIAL PRE-SYNC MODE** consists of 10 clock periods plus 329 PPs. During INITIAL PRE-SYNC MODE, a fixed pattern is transmitted where one PP reads as 0xAAA (Table 14).
- **SYNC MODE** consists of $2 \times 328 = 656$ PPs. During SYNC MODE, NanEyeC transmits a fixed training pattern of 0x555 (Table 15). Only for the first frame after power-on reset the pattern 0xAAA is transmitted instead.
- **DELAY MODE** increases exposure and frame rate by adding a delay ranging from a minimum of 2×328 PPs up to 498×328 PPs prior to frame readout. Note that including the minimum delay of 2×328 PPs in the operation sequence is mandatory.
- **READOUT MODE** is the period where NanEyeC transmits actual pixel data. Data transmission consists of 320 lines where each line starts with 8 PPs of training pattern ($8 \times 0x555$) followed by 320 PP of pixel data. Note that the training pattern for the first line of the first frame after power-on reset is 0xAAA instead of 0x555.
- **INTERFACE MODE** consists of 648 PPs. Interface mode is used to write settings to the two NanEyeC registers. Register writes must not be performed in the last PP of interface mode!

Figure 10: Sequence of operation SEIM




Table 9: Matrix readout sequence SEIM

Phase #	Status	Start bit	Data XOR	Interface status	Duration	Function
INITIAL INTERFACE MODE						
SERIAL	Time for serial configuration	N/A	N/A	S_INT_INT IN	1 CLK + 2 PP	Serial Interface
INITIAL PRE-SYNC MODE						
SYNC	Transmission of continuous 0xAAA	1	No	SEIM OUT	10 CLK + 329 PP	Re-Synchronization
SYNC MODE						
SYNC	Transmission of continuous 0x555	0	No	SEIM OUT	2*328 PP	Re-Synchronization
DELAY MODE						
DELAY	Transmission of continuous 0x555	0	No	SEIM OUT	328*2 PP to 328*498 PP	Programmed Delay

Phase #	Status	Start bit	Data XOR	Interface status	Duration	Function
READOUT MODE						
RD R1.1	Transmission of continuous 0x555 ⁽¹⁾	0	Yes	SEIM OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	SEIM OUT	320 PP	Image Data (Row 1)
RD R1.2	Transmission of continuous 0x555	0	Yes	SEIM OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	SEIM OUT	320 PP	Image Data (Row 2)
RD R2.1	Transmission of continuous 0x555	0	Yes	SEIM OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	SEIM OUT	320 PP	Image Data (Row 3)
RD R2.2	Transmission of continuous 0x555	0	Yes	SEIM OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	SEIM OUT	320 PP	Image Data (Row 4)
Readout other rows						
RD R160.1	Transmission of continuous 0x555	0	Yes	SEIM OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	SEIM OUT	320 PP	Image Data (Row 319)
RD R160.2	Transmission of continuous 0x555	0	Yes	SEIM OUT	8 PP	Start of Row
	Transmission of 320 pixel values	1	Yes	SEIM OUT	320 PP	Image Data (Row 320)
RD EOF	Transmission of continuous 0	0	No	SEIM OUT	8 PP	End of Frame
INTERFACE MODE⁽²⁾						
SERIAL	Time for serial configuration ⁽³⁾	N/A	N/A	S_INT IN	648 PP ⁽⁴⁾	Serial Interface

- (1) Note that the training pattern for the first line of the first frame after power-on reset is 0xAAA instead of 0x555.
- (2) Once the first frame is read out, it goes to Interface Mode. After that, the cycle continues in Sync Mode. It bypasses Initial Interface Mode and Initial Pre-Sync Mode.
- (3) It is recommended to drive the data bus during the entire upstream communication phase, even if no register data is sent to the sensor. This is to avoid pick up of EMI on the lines floating during the communication phase when not driven by the application.
- (4) When IDLE MODE is OFF. If IDLE MODE is enabled, the sensor remains in this working mode until the IDLE MODE is disabled.



CAUTION:

1. The sensor fully is self-timed and cycles between the downstream and the upstream mode. Therefore, it is the user's responsibility to tristate the upstream drivers of the serial configuration link prior to the start of data transmission from the sensor.
2. Due to the limited current output from the sensor, it is not expected that conflicting drive of the data lines will permanently destroy the sensor, however this condition would seriously degrade the data integrity and is not qualified in terms of device reliability and lifetime.



Information:

Please note that the first frame, after power on, or after idle mode deactivation, should be discarded, due to an inaccurate exposure.

6.4 Serial interface

The chip features a bi-directional data interface. During transfer of the image data, the pixel values are transmitted in a bit serial manner over an LVDS channel with an embedded clock. After each frame, the data interface is switched for a defined time to an upstream configuration interface. This needs synchronization every time it passes from the upstream to a new downstream mode at the image receiver side. The positive LVDS channel holds the serial configuration data, and the negative channel holds the serial interface clock.

By register configuration the downstream interface can be chosen to be LVDS type with the serial data EXOR combined with the bit clock (Manchester Code) or to be single ended (SEIM).

The SEIM is only suitable for applications where the data receiver is placed very close to the sensor chip. For any application where the sensor is used with connection cable between the sensor and the receiver, the use of the LVDS mode is recommended. In SEIM the bit serial data stream is not EXOR combined with the bit clock.

The diagram illustrates the interface between the NanEyeC block and proximal electronics. The NanEyeC block (blue) contains an LVDS driver and two comparators. The proximal electronics block (grey) contains an LVDS receiver, two comparators, and a pull-up resistor. The connections are as follows:

- LVDS Data Interface:**
 - DATA + SDAT:** Connected from the NanEyeC LVDS driver to the proximal electronics LVDS receiver.
 - DATA -:** Connected from the NanEyeC LVDS driver to the proximal electronics LVDS receiver.
- Serial Configuration Interface:**
 - SCLK:** Connected from the NanEyeC block to the proximal electronics block.
 - DATA +:** Connected from the proximal electronics block to the NanEyeC block.
 - DATA -:** Connected from the proximal electronics block to the NanEyeC block.
- Other Connections:**
 - The proximal electronics block has a pull-up resistor connected to the DATA + line.
 - The proximal electronics block has a Tristate output connected to the DATA + line.
 - The proximal electronics block has a Tristate output connected to the DATA - line.
 - The proximal electronics block has a data input and a clock output.

The NanEyeC image data on chip is generated as a 10-bit representation. A start and a stop bit are then added to the data. The bit serial data interface then transmits the data with 12 times the pixel frequency.

The diagram illustrates the architecture of the NanEyeC self-timed LVDS transmitter and receiver. On the left, the transmitter block (NanEyeC self timed LVDS) contains an ADC Counter Serializer, a Manchester encoding block, and an LVDS driver. A master clock provides a reference clock to the serializer and the receiver. The LVDS driver outputs DATA+ and DATA- signals to the proximal electronics. The proximal electronics block (right) contains a differential input stage and a clock extraction block. The proximal electronics outputs data input and clock input signals. A data stream '1001101001011010011001' is shown between the transmitter and receiver.

6.4.1.1 Data word

The data word is EXOR gated with the serial clock before sent bit serial according to the following scheme:

Table 10: Data word encoding

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start		Pixel Data (10 bits)								Stop	
Content	1	MSB									LSB	0

An example of this is:

- 10-bit data word: 0110001101
- Including start and stop bits: 101100011010
- 12-bit word EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 01 - data clock (main clock)
 - 11 00 11 11 00 00 00 11 11 00 11 00 - 12-bit data @ data clock frequency
 - 10 01 10 10 01 01 01 10 10 01 10 01 - data word result

Please note that the stop bit is missing in the last pixel data word (320,320). Therefore, taking in consideration the previous example, the result would be the following:

- Including only the start bit for a 11-bit word: 10110001101
- 11-bit word EXOR with the data clock, plus Start bit of End of Frame (Not EXOR)
 - 01 01 01 01 01 01 01 01 01 01 01 - data clock (main clock) |
 - 11 00 11 11 00 00 00 11 11 00 11 - 11-bit data @ data clock frequency
 - 10 01 10 10 01 01 01 10 10 01 10 - data word result

6.4.1.2 Training pattern word

The training pattern is transmitted during SYNC MODE and DELAY MODE, and also during READOUT MODE as Start of Row identification. It is a 12-bit word with all 0's, start and stop bit also at 0, EXOR gated with the main clock.

Table 11: Training pattern word encoding

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start Row						Stop
Content	0	0	0	0	0	0	0	0	0	0	0	0

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 01 - data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 00 - 12-bit at 0's @ data clock frequency
 - 01 01 01 01 01 01 01 01 01 01 01 01 - training pattern word result

6.4.1.3 End of frame word

The end of frame word is similar to the training pattern, it is a 12-bit word with all 0's, start and stop bit also at 0, but in this particular case it is not EXOR with main clock. It is transmitted in the end of the readout phase (READOUT MODE).

Table 12: End of frame word encoding⁽¹⁾

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start Row						Stop
Content	0	0	0	0	0	0	0	0	0	0	0	0

(1) No EXOR with main clock!

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word no EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 01 - data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 00 - 12-bit at 0's @ data clock frequency
 - 00 00 00 00 00 00 00 00 00 00 00 00 - end of frame word result

6.4.1.4 Start of row identification

Note that the start of row identification consists in sending the training pattern (01010101010101010101) 8 times.

After 8 times transmitting the training pattern the data transmission for a particular row starts. Note that it is possible to identify a new row easily by detecting two ones after the eight training

pattern words. The ones appearance results from the last bit of the start line and the first bit of the image data (start bit XOR with data clock) as is shown below:


Figure 13: Start of row identification



6.4.1.5 End of frame identification

The End of Frame identification is sent after the last row and before the Serial Phase, it is the End of Frame word repeated 8 times.

Figure 14: End of frame identification



6.4.1.6 Re-sync identification

The Re-sync identification is sent during the SYNC MODE after the INTERFACE MODE (serial upstream configuration phase) in order to restart the sensor synchronism. It will send the training pattern word during 656 PP.

6.4.1.7 DELAY MODE identification

During DELAY MODE the training word is sent 2*328 to 498*328 times. The number of repetitions can be programmed with rows_delay[4:0].


6.4.2 NanEyeC single ended mode (Downstream)

NanEyeC uses the SEIM mode, the data is transmitted in Single Ended Interface Mode. Data is generated as 10-bit representation. Each pixel data is transmitted in a pixel clock, what means a data bit rate at 12 times the pixel frequency. Then the 12-bit pixel data word is done adding a start and stop bit to the 10-bit.

In SEIM, the DATA-line is always configured as an input and receives the bit clock. The pixel clock is internally generated by means of dividing this clock by 12. The serial transmission is directly clocked by the provided clock signal, and a new bit is transmitted on each rising edge of the received clock. Please note that the ADC counter block still runs on the on-chip oscillator, being its frequency defined by the clock division bits given by the table in Table 18. The user shall assure that the provided external clock matches (or has a very close value to) this internal MCLK, in order to extract the maximum Dynamic Range:

- If the external MCLK is much higher than the counter clock, it means that the readout is faster than the conversion, which will clip the ADC to a lower DN value than the maximum. Therefore, it will have a lower Full-Scale Digital (FSD) and, consequently, a lower Dynamic range.
- If the external MCLK is much lower than the counter clock, it means the conversion is faster than the readout, which will provide a higher black level, consequently, lower Dynamic range.

Figure 15: SEIM downstream



6.4.2.1 Data word SEIM

It is a 12-bit word transmitted during READOUT MODE, after each Start of Row identification.

Table 13: Data word encoding SEIM

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start				Pixel Data (10 bits)							Stop
Content	1	MSB									LSB	0

An example of this is:

- 10-bit data word: 0110001101
- Including start and stop bits: 101100011010
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 10 - data clock (main clock)
 - 11 00 11 11 00 00 00 11 11 00 11 00 - data word

6.4.2.2 Training pattern word SEIM (0xAAA)

This training pattern (0xAAA) is transmitted during INITIAL PRE-SYNC MODE and also during READOUT MODE (only for the first frame after power up) as Start of the first-Row identification. It is a 12-bit word with stop bit set to 0.

Table 14: Training pattern word encoding SEIM (0xAAA)

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start				Start Row							Stop
Content	1	0	1	0	1	0	1	0	1	0	1	0

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 101010101010
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 10 - data clock (main clock)
 - 11 00 11 00 11 00 11 00 11 00 11 00 - training pattern word result

6.4.2.3 Training pattern word SEIM (0x555)

The training pattern is transmitted during SYNC MODE, DELAY MODE and also during READOUT MODE as Start of Row identification. It is a 12-bit word with stop bit set to 1.

Table 15: Training pattern word encoding SEIM (0x555)

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start Row					Stop	
Content	0	1	0	1	0	1	0	1	0	1	0	1

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 010101010101
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 10 - data clock (main clock)
 - 00 11 00 11 00 11 00 11 00 11 00 11 - training pattern word result

6.4.2.4 End of frame word SEIM

The end of frame word is similar to the training pattern. It is a 12-bit word with all 0's, start and stop bit also at 0. It is transmitted at the end of the Readout phase.

Table 16: End of frame word encoding SEIM (0x000)

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start Row					Stop	
Content	0	0	0	0	0	0	0	0	0	0	0	0

(1) No EXOR with main clock!

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 10 - data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 00 - end of frame word

6.4.2.5 Start of row identification SEIM

Note that the start of row identification consists in sending the training pattern 0x555 (00 11 00 11 00 11 00 11 00 11) 8 times. Please note that for INITIAL PRE-SYNC MODE and also during READOUT MODE (only for the first frame after power up), the training pattern is 0xAAA.

After 8 times transmitting the training pattern the data transmission for a particular row starts. Note that it is possible to identify a new row easily by detecting two ones after the eight training pattern words. The ones appearance results from the last bit of the start line and the first bit of the image data, as is shown below:


Figure 16: Start of row identification SEIM



6.4.2.6 End of frame identification SEIM

The End of Frame identification is sent after the last row and before the Serial Phase, it is the End of Frame word repeated 8 times.

Figure 17:End of frame identification SEIM



6.4.2.7 Re-sync identification SEIM

The Re-Sync identification is sent during the SYNC MODE after the INTERFACE MODE (serial upstream configuration phase) in order to restart the sensor synchronism. It will send the training pattern word during 656 PP.

6.4.2.8 DELAY MODE identification SEIM

During DELAY MODE the training word is sent 2*328 to 498*328 times. The number of repetitions can be programmed with rows_delay[4:0].

6.4.3 Serial configuration interface (Upstream)

The serial interface is active for 648 PP (INTERFACE MODE) and consists of two 16-bit write only registers. The registers can be updated between frames by the serial data line (SDAT) and by the serial clock line (SCLK) external controlled signal. The registers are written by sending a 4-bit update code, followed by a 3-bit register address (only register 000 and 001 are implemented), 16-bit register data and a bit fixed to “0”.

Sending data to the sensor must not be done with the first clock pulse provided to the sensor. It's required to send at least one activation clock pulse upfront. It needs to be avoided to send configuration data in the last PP of the INTERFACE MODE.

All data is written MSB to LSB. Data is captured on the rising edge of SCLK. It is recommended to change SDAT on the falling edge of SCLK to guarantee maximum set-up and hold times.

The content of the input shift register is updated to the effective register, once a correct update code (1001) has been received and shifted by 24 serial clocks. The input shift register is reset to all 0's, 1 SCLK clock after the code detection.

The below table indicates the sequence of writing update code, register address and register data.

Table 17: Register update sequence

# Rising edge of SCL after reset	1	2	3	4	5	6	7	8	9	...	22	23	24	
Function	Update code				Register address			Register content (16-bit)					Reset	
Content	1	0	0	1	0	0	X	MSB					LSB	0

(1) Register address 000 for Configuration_0 register
(2) Register address 001 for Configuration_1 register

A correct sequence must have 24 SCLK, where:

- The first 4 SCLK are for detection of a correct code (must be 1001).
- The next 3 SCLK will indicate the register to be written (000 or 001).
- The next 16 SCLK will pass the data information (from MSB to LSB).

- Finally, the last SCLK will pass the bit “0” that is used to separate words.

To signalize the end of the INTERFACE MODE, the device transmits a specific word in the last PP depending on if it is in SEIM or LVDS mode:

- SEIM: 00 00 00 00 00 00 00 11 00 11 00 11
- LVDS: 00 00 00 00 00 00 00 01 01 01 01 01

6.5 Sensor programming


This section explains how the NanEyeC can be programmed using the on-board registers.

6.5.1 Exposure time control

Exposure time is defined based on the amount of rows in reset set by user and the frame rate, which is dependent on the main clock frequency and the delay mode setting. The NanEyeC sensor features a rolling shutter, which means one row is selected for readout while a defined number of previous rows are in reset, and all the other rows are in integration.

Configuring the DELAY MODE at the beginning of each frame can be used to increase the integration time.

Figure 18: Row readout operation



The frame time is defined by a full cycle in the state-machine including the matrix readout as well as the time between frames for INTERFACE, SYNC and DELAY MODE.

Equation 1: Frame time

$$t_{frame} = t_{rows_btw_frame} + t_{rows_matrix}$$

The effective exposure time thus is given by the formula:

Equation 2: Exposure time

$$t_{exp} = t_{rows_btw_frame} + t_{rows_matrix} - t_{rows_in_reset} - t_{rows_in_readout}$$

t_{exp}	= The effective exposure time
$t_{rows_btw_frames}$	= Time for of rows between frames
t_{rows_matrix}	= Time for active pixel matrix readout
$t_{rows_in_reset}$	= Time of rows in reset
$t_{rows_in_readout}$	= Time of rows in readout

Equation 3: Time for rows between frames

$$t_{rows_btw_frame} = t_{rows_spi} + t_{rows_sync} + t_{rows_delay}$$

$$t_{rows_spi} = 648 PP$$

$$t_{rows_sync} = 2 * 328 PP = 656 PP$$

$$t_{rows_delay} = (16 * rows_delay[4:0] + 2) * 328 PP$$

Equation 4: Time for active pixel matrix readout

$$t_{rows_matrix} = 320 * 328 PP + 8 PP = 104968 PP$$

Determined by the size of the pixel matrix with 328 PP per each row.

Equation 5: Time for rows in reset


$$t_{rows_in_reset} = (2 * rows_in_reset[7:0] + 2) * 328 PP$$

rows_in_reset [7:0] maximum value is equal to the total number of sensor rows.

Equation 6: Time for row in readout

$$T_{rows_in_readout} = 2 * 328 PP = 656 PP$$

Figure 19: Row readout timing diagram




6.5.2 Offset and analog gain

It is a 10-bit full linear ADC. The architecture of the ADC allows programming several parameters:

- Voltage reference for signal ($vref[1:0]$)
- Ramp gain ($ramp_gain[1:0]$)
- Ramp offset voltage ($offset_ramp[1:0]$)
- CDS gain ($cds_gain[0]$)
- CDS current ($bias_curr_increase[0]$)

See the configurable values in section 7 Register description.

Figure 20: ADC settings



7 Register description

7.1 Detailed register description

7.1.1 Configuration_0 register (address 00h)

Table 18: Configuration_0 register

Addr: 00h		Configuration_0		
Bit	Bit name	Default	Access	Bit description
15:8	<i>rows_in_reset[7:0]</i>	80h	WO	Sets the number of rows in reset: $rows_{in_rst} = 2 * rows_in_reset[7:0] + 2$ Default: 258
7:6	<i>vrst_pix[1:0]</i>	10b	WO	Sets the pixel reset voltage: 0: 2.2 V 1: 2.4 V 2: 2.6 V (recommended)⁽¹⁾ 3: 2.8 V
5:4	<i>ramp_gain[1:0]</i>	01b	WO	Sets the analogue ADC ramp gain: See Table 19.
3:2	<i>offset_ramp[1:0]</i>	01b	WO	Sets the ramp offset (dark level) value 0: 1.9 V 1: 2 V 2: 2.1 V 3: 2.2 V (recommended) ⁽²⁾
1:0	<i>output_curr[1:0]</i>	01b	WO	Sets the LVDS/SEIM output current 0: 600 μ A / 3.9 mA 1: 1200 μA / 5.8 mA 2: 1800 μ A / 7.7 mA 3: 2000 μ A / 9.6 mA

(1) For best performance, use this value. It is not recommended to change.

(2) It is recommended that offset_ramp[1:0] voltage to be always 0.1 V higher than vref[1:0] voltage, to guarantee the highest dynamic range, avoiding that the sensor does clips in dark.

Table 19: ADC ramp gain settings

MCLK [MHz]	ramp_gain[1:0]	Ramp gain	MCLK [MHz]	ramp_gain[1:0]	Ramp gain
12	00	0.79	16	00	0.79
	01	0.99		01	0.99
	10	1.32		10	1.32
	11	1.97		11	1.97
25	00	0.80	31	00	0.81
	01	1.00		01	1.01
	10	1.33		10	1.35
	11	2.00		11	2.03
49	00	0.83	63	00	0.83
	01	1.03		01	1.04
	10	1.38		10	1.39
	11	2.07		11	2.10

7.1.2 Configuration_1 register (address 01h)

Table 20: Configuration_1 register

Addr: 01h		Configuration_1		
Bit	Bit name	Default	Access	Bit description
15:11	<i>rows_delay[4:0]</i>	00h	WO	Sets the number of rows period in delay mode $rows_{delay} = 16 * rows_delay[4:0] + 2$ Default: 2
10	<i>bias_curr_increase[0]</i>	0b	WO	0: Nominal bias current 1: ~2x bias current, reduces settling time for high speed applications
9	<i>cds_gain[0]</i>	1b	WO	0: CDS gain 1.3 (recommended) 1: CDS gain 2
8	<i>output_mode[0]</i>	1b	WO	0: SEIM 1: LVDS
7:6	<i>mclk_mode[1:0]</i>	01b	WO	Sets main clock frequency: See Table 21 0: Main clock 2x 1: Default 2: Main clock /2 3: Main clock /2

Addr: 01h		Configuration_1		
Bit	Bit name	Default	Access	Bit description
5:4	vref[1:0]	01b	WO	Sets the reference voltage for CDS: 0: 1.9 V 1: 2 V 2: 2.1 V (recommended) ⁽¹⁾ 3: 2.2 V
3:2	cvc_curr[1:0]	10b	WO	Sets the CVC current: See Table 22. Recommended to set to 01b.
1	idle_mode[0]	1b	WO	Sets the sensor to work in idle mode with lower power consumption 0: Idle mode disabled 1: Idle mode enabled
0	high_speed[0]	0b	WO	Sets clock to high speed mode: See Table 21. 0: MCLK high speed mode off 1: MCLK high speed mode enabled

(1) It is recommended that vref[1:0] voltage to be always 0.1 V lower than offset_ramp[1:0] voltage, to guarantee the highest dynamic range, avoiding that the sensor does clips in dark.

Table 21: Main clock configurations & frame rates

high_speed[0]	mclk_mode[1:0]	Description	Interface speed MCLK [MHz]	Frame rate [fps]
0	00	Main clock 2x	49.1	38
	01	Default	24.7	19
	1x	Main clock /2	12.3	9
1	00	Main clock 2x	62.6	49
	01	Default HS	31.1	24
	1x	Main clock /2	15.7	12

Table 22: CVC current settings


MCLK [MHz]	CVC_CURR[1:0]	CVC current (µA)	MCLK [MHz]	CVC_CURR[1:0]	CVC current (µA)
12	00	0.36	16	00	0.46
	01	0.79		01	1.03
	10	0.98		10	1.29
	11	1.44		11	1.88
25	00	0.69	31	00	0.90
	01	1.58		01	2.05
	10	1.98		10	2.59
	11	2.93		11	3.85
49	00	1.54	63	00	1.75
	01	3.18		01	4.14
	10	4.06		10	5.30
	11	6.07		11	7.95

8 Application information

8.1 Recommended LVDS receiver electronics

The direct interface of the LVDS data to an FPGA or DSP differential input is not guaranteed. It is recommended to use an LVDS detections circuit based on a fast comparator, which fixes the LVDS signals common mode.

Figure 21: NanEye interface schematic (for information only)



In order to increase the robustness of the de-serialization under the presence of significant jitter, which should be expected from the on-chip oscillator, the data is EXOR combined with the data clock.

To reliably de-serialize the incoming data, the receiver side should sample the data at least with 750 MHz (> 10x of the MCLK frequency) to properly detect the phase of the transitions.

When defining the drive strength of the upstream drivers in the proximal circuitry it has to be considered that the serial clock and the serial data will couple to each other over the bit lines termination resistor. To reduce noise coupling to the analog electronics the LVDS output current is configured between 600 μ A to 2 mA (by serial interface), which will guarantee a save detection and de-serialization based on very low voltage swing LVDS receiver.

Driving the serial configuration data should be carefully designed along with the cables inductance to avoid signal overshoot at the chip side. It is recommended to use slew rate-controlled drivers with a low slew rate. No distal termination of the data lines is implemented on chip.

8.2 Supply generation

Having an LDO to generate a dedicated low noise supply is recommended. It has to be kept in mind that the cable will have its own conductor resistance. Therefore, pending on its length and sensor clock speeds used, it should be verified that the supply voltage at the sensor is within the required range.

8.3 External components

Figure 22: External components LVDS




Figure 23: External components SEIM





Table 23: External components recommendations

Component	Description	Nominal value	Unit
C0	Power supply decoupling (close to the camera)	≥ 220	nF
C1	Power supply decoupling (host system board)	> 100	nF
C2	Differential load on LVDS lines (parasitics)	< 3	pF
C3	Single ended load on LVDS lines (parasitics)	< 5	pF
Zterm	Impedance of LVDS termination (only in case of LVDS interface, leave open otherwise)	120	Ω

9 Package drawings & markings


Figure 24: NanEyeC SGA 2x2 package outline drawing (bottom view)



- (1) All dimensions are in millimeters. Angles in degrees.
- (2) If not otherwise noted all tolerances are ± 0.1 mm.
- (3) This package contains no lead (Pb).
- (4) The pixels shown in the drawing are for information only. Its dimensions are not up to scale, as well as its positions are not precisely aligned with the chip.
- (5) This drawing is subject to change without notice.

10 Tray information

Figure 25: Tray information for module shipments⁽¹⁾



(1) This drawing is subject to change without notice.

11 Soldering & assembly information

No special reflow profile needed. However, care should be taken due to the height of the module, to avoid tilting during the soldering process.

Automatic soldering with a vapor phase reflow process is recommended. This method has reduced airflow and avoids tilting of the modules during the soldering.

The modules are shipped in a standard JTEC tray, so can be handled by a BGA pick and place machine, for an automatic placement of the modules on the PCB. Maintenance of nozzles are important to be keep its functionality and avoid device contamination. Furthermore, replaceable nozzles are recommended.

If the module or PCB is exposed to light some care on light sealing should be taken. Due to the height of the solder balls, ambient light may reach the image sensor from the back side, inducing light leakage artifacts. For the light sealing on the bottom of the module to the PCB, it is recommended to use a sealing compound. For light shielding from the back through the

PCB or flex cable, please foresee a metal plane for shielding or a black painting on the opposite side of the PCB.

For more information about handling the NanEyeC sensor, please refer to Section 12.2.

12 Appendix

12.1 Evaluation system

Optionally with the NanEyeC Module, ams OSRAM provides a base station and software to run the device on a PC in real-time with all necessary image corrections. For more information, please check ams OSRAM [webpage](#).

12.2 Application notes/guides

For more details on the sensor, please check the application notes/guides at ams OSRAM [webpage](#).

13 Revision information

Document status	Product status	Definition
Product Preview	Pre-development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade

Other definitions

Draft / Preliminary:
The draft / preliminary status of a document indicates that the content is still under internal review and subject to change without notice. ams-OSRAM AG does not give any warranties as to the accuracy or completeness of information included in a draft / preliminary version of a document and shall have no liability for the consequences of use of such information.

Short datasheet:
A short datasheet is intended for quick reference only, it is an extract from a full datasheet with the same product number(s) and title. For detailed and full information always see the relevant full datasheet. In case of any inconsistency or conflict with the short datasheet, the full datasheet shall prevail.

Changes from previous released version to current revision v5-00	Page
Updated Ordering information section	8

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.

14 Legal information

Copyright & disclaimer

Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services.

Product and functional safety devices/applications or medical devices/applications:

ams-OSRAM AG components are not developed, constructed or tested for the application as safety relevant component or for the application in medical devices. ams-OSRAM AG products are not qualified at module and system level for such application.

In case buyer – or customer supplied by buyer – considers using ams-OSRAM AG components in product safety devices/applications or medical devices/applications, buyer and/or customer has to inform the local sales partner of ams-OSRAM AG immediately and ams-OSRAM AG and buyer and /or customer will analyze and coordinate the customer-specific request between ams-OSRAM AG and buyer and/or customer.

ams OSRAM RoHS and REACH compliance statements for semiconductor products

RoHS compliant: The term "RoHS compliant" means that semiconductor products from ams OSRAM fully comply with current RoHS directives, and China RoHS. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment [EU2015/863](#)) above the defined threshold limit in the Annex II.

REACH compliant: Semiconductor products from ams OSRAM are free of Substances of Very High Concern (SVHC) according Article 33 of the [REACH Regulation 2006/1907/EC](#); please refer to the Candidate List of Substances of ECHA [here](#).

Important information: The information provided in this statement represents ams OSRAM knowledge and belief as of the date that it is provided. ams OSRAM bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. We are undertaking efforts to better integrate information from third parties. ams OSRAM has taken and will continue to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams OSRAM and its suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters

ams-OSRAM AG
Tobelbader Strasse 30
8141 Premstaetten
Austria, Europe
Tel: +43 (0) 3136 500 0

Please visit our website at ams-osram.com

For information about our products go to [Products](#)

For technical support use our [Technical Support Form](#)

For feedback about this document use [Document Feedback](#)

For sales offices and branches go to [Sales Offices / Branches](#)

For distributors and sales representatives go to [Channel Partners](#)