

GENERAL DESCRIPTION

OB2362C is a highly integrated current mode PWM control IC optimized for high performance, low standby power and cost effective offline flyback converter applications.

At full loading, the IC operates in fixed frequency (65KHz) mode. When the loading goes low, it operates in Green mode with valley switching for high power conversion efficiency. When the load is very small, the IC operates in 'Extended Burst Mode' to minimize the standby power loss. As a result, high conversion efficiency can be achieved in the whole loading range.

VCC low startup current and low operating current contribute to a reliable power on startup and low standby design with OB2362C.

OB2362C offers comprehensive protection coverage with auto-recovery including Cycle-by-Cycle current limiting (OCP), over load protection (OLP), VCC under voltage lockout (UVLO), over temperature protection (OTP), and over voltage protection (OVP). Excellent EMI performance is achieved with On-Bright proprietary frequency shuffling technique.

The tone energy at below 23KHz is minimized in the design and audio noise is eliminated during operation.

OB2362C is offered in SOT23-6 package.

APPLICATIONS


Offline AC/DC flyback converter for

- General power supply
- Power Adapter

FEATURES

- Power on soft start reducing MOSFET Vds stress
- Multi-Mode Operation
 65KHz fixed frequency mode @ Full Load
 Valley switching operation @ Green mode
 Burst Mode @ Light Load & No Load
- Frequency shuffling for EMI
- Extended burst mode control for improved efficiency and low standby power design
- Audio noise free operation
- Comprehensive protection coverage
 - VCC Under Voltage Lockout with hysteresis (UVLO)
 - VCC Over Voltage Protection (VCC OVP)
 - Cycle-by-cycle over current threshold setting for constant output power limiting over universal input voltage range
 - Over Load Protection (OLP) with autorecovery
 - Brownout protection with auto-recovery
 - Line Over Voltage Protection(Line OVP)
 - Output Over Voltage Protection(Output OVP) with auto-recovery, and the OVP triggered voltage can be adjusted by the resistors connected between auxiliary winding and ground
 - Output diode short protection with autorecovery


TYPICAL APPLICATION





GENERAL INFORMATION

Pin Configuration



Ordering Information

| Part Number | Description |
|-------------|-------------------------|
| OB2362CMP | SOT23-6, Pb-free in T&R |

Package Dissipation Rating

| | <u> </u> |
|---------|-----------|
| Package | RθJA(℃/W) |
| SOT23-6 | 200 |


Recommended operating condition

| Symbol | Parameter | Range | |
|--------|--------------------|-----------|--|
| VCC | VCC Supply Voltage | 12 to 26V | |


Absolute Maximum Ratings

| Parameter | Value |
|---|----------------------|
| VCC DC Supply Voltage | V _{OVP} -1V |
| FB Input Voltage | -0.3 to 7V |
| CS Input Voltage | -0.3 to 7V |
| DEM Input Voltage | -0.3 to 7V |
| Min/Max Operating Junction Temperature TJ | -40 to 150 ℃ |
| Operating Ambient Temperature T _A | -40 to 85 ℃ |
| Min/Max Storage Temperature Tstg | -55 to 150 ℃ |
| Lead Temperature (Soldering, 10secs) | 260 ℃ |

Note: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.



Marking Information



Y:Year Code

WW:Week Code(01-52)

ZZZ: Lot code C:Character Code S: Internal code




TERMINAL ASSIGNMENTS

| Pin Name | I/O | Description |
|----------|-----|---|
| VCC | Р | Power Supply |
| CS | I | Current sense input |
| Gate | 0 | Totem-pole gate driver output for power MOSFET |
| GND | Р | Ground |
| DEM | I | Multiple functions pin. Connecting two resistors from Vaux to ground can adjust output OVP trigger voltage, Brown-in/Brown-out trigger voltage, Line OVP trigger voltage and detect transformer core demagnetization. |
| FB | ı | Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and the current-sense signal at Pin CS. |



FUNCTIONAL BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS

(T_A = 25[°]C, VCC=18V, unless otherwise noted)

| I (VCC Service Serv | Symbol | Parameter | Test Conditions | Min | Тур. | Max | Unit |
|---|--|-----------------------------------|---|------|------|------|------|
| Istartup VCC Start up Current measure leakage current into VCC VCD=18V,CS=4V, FB=3.5V,measure (VCC) | Supply Voltage (VI | DD) | | | | | |
| L_VCC_Operation Operation Current FB=3.5V_measure (VCC) | startup VCC Start up Current measure le current into VCC | | measure leakage | | 2 | 5 | uA |
| VCC | I_VCC_Operation | | FB=3.5V,measure | | 2.6 | 3.1 | mA |
| Solution Enter VCC Under Voltage Lockout Exit (Recovery) 16 17 18 V V V V V V V V V | I_VCC_Burst | Burst Current | | | 0.6 | 0.7 | mA |
| Strict (Recovery) Exit (R | UVLO(ON) | | ×(| 6.8 | 7.3 | 7.8 | V |
| VCC Over Voltage Protection FB=3V.CS=0V. Slowly ramp. VCC, until no gate switching. 26.5 28 29.5 V | UVLO(OFF) | | | 16 | 17 | 18 | V |
| OVP VCC over Voltage Protection threshold voltage Protection gate switching. Feedback Input Section(FB Pin) VFB Open VFB Open Loop Voltage Avcs PWM input gain ΔVFB/ΔVCS Maximum duty CyCle VCC=18V,VFB=3V,VCS=0V Vref_green The threshold enter green mode Vref_burst_H The threshold enters burst mode Vref_burst_L The threshold enters burst mode 1.23 V Vref_burst_L The threshold enters burst mode 2.1 v Vref_burst_L The threshold enters burst mode 1.23 V Vref_burst_L The threshold enters burst mode 2.1 v Vref_burst_L The threshold enter green mode 2.1 | Vpull-up | Pull-up PMOS active | * (V) | | 10 | | V |
| VFB_Open VFB_Open Loop Voltage 5.1 V Avcs PWM input gain ΔVFB/ΔVCS 3.5 V/V Maximum duty cycle Max duty cycle VCC=18V,VFB=3V,VCS=0V 77 80 83 % Vref_green The threshold enter green mode 2.1 V Vref_burst_H The threshold exits burst mode 1.33 V Vref_burst_L The threshold enters burst mode 1.23 V IFB_Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA VTH_OLP Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 60 ms ZFB_IN Input Impedance 30 KΩ Current Sense Input(CS Pin) 30 KΩ SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time From Over Current 90 ns Td_OC Over Current Detection and Control Delay Occurs till the Gate driver output start to turn off 0.43 0.45 0.47 V VTH_OC_Clamp OCP CS voltage clamp | OVP | | ramp VCC, until no | 26.5 | 28 | 29.5 | V |
| Avcs PWM input gain ΔVFB/ΔVCS 3.5 V/V Maximum cycle ② 77 80 83 % Veref_green The threshold enter green mode 2.1 V Vref_burst_H The threshold exits burst mode 1.33 V Vref_burst_L The threshold enters burst mode 1.23 V If _{B_B} Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA V _{TH} _OLP Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 60 ms Z _{FB} _IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 70 90 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off 90 ns V _{TH} _OC Internal Current Limiting Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH} _OC_Clamp OCP CS voltage clamper 0.72 V | Feedback Input Se | ction(FB Pin) | | | | | |
| Avcs PWM input gain ΔVFB/ΔVCS 3.5 V/V Maximum cycle ② 77 80 83 % Veref_green The threshold enter green mode 2.1 V Vref_burst_H The threshold exits burst mode 1.33 V Vref_burst_L The threshold enters burst mode 1.23 V If _{B_B} Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA V _{TH} _OLP Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 60 ms Z _{FB} _IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 70 90 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off 90 ns V _{TH} _OC Internal Current Limiting Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH} _OC_Clamp OCP CS voltage clamper 0.72 V | V _{FB} Open | V _{FB} Open Loop Voltage | 0 | | 5.1 | | V |
| Maximum cycle QVCC=18V,VFB=3V,VCS=0V 77 80 83 % Vref_green The threshold enter green mode 2.1 V Vref_burst_H The threshold exits burst mode 1.33 V Vref_burst_L The threshold enters burst mode 1.23 V I _{FB} _Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA V _{TH} _OLP Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 30 KΩ Z _{FB} _IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_Dlanking Leading edge blanking time 300 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off 90 ns V _{TH} _OC Internal Current Limiting Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH} _OC_Clamp OCP CS voltage clamper 0.72 V DEM pin | Avcs | PWM input gain ΔVFB/ΔVCS | | | 3.5 | | V/V |
| Vref_green The threshold enter green mode 2.1 V Vref_burst_H The threshold exits burst mode 1.33 V Vref_burst_L The threshold enters burst mode 1.23 V If B_B_Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA V _{TH_OLP} Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 60 ms Z _{FB_I} IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 300 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off 90 ns V _{TH_OC} _Clamp Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH_OC_Clamp} OCP CS voltage clamper 0.72 V DEM pin | Maximum duty cycle | Max duty cycle @ | 7 | | 80 | 83 | % |
| Vref_burst_L The threshold enters burst mode 1.23 V I _{FB} _Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA V _{TH} _OLP Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 60 ms Z _{FB} _IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 300 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off 90 ns V _{TH} _OC Internal Current Limiting Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH} _OC_Clamp OCP CS voltage clamper 0.72 V DEM pin Ibrown-in Brown-in threshold current 110 uA | Vref_green | The threshold enter green | | | 2.1 | | V |
| Vref_burst_L The threshold enters burst mode 1.23 V I _{FB} _Short FB pin short circuit current Short FB pin to GND and measure current 0.21 mA V _{TH} _OLP Open loop protection, FB Threshold Voltage 4.4 V Td_OLP Open loop protection, Debounce Time 60 ms Z _{FB} _IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 300 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off 90 ns V _{TH} _OC Internal Current Limiting Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH} _OC_Clamp OCP CS voltage clamper 0.72 V DEM pin Ibrown-in Brown-in threshold current 110 uA | Vref_burst_H | The threshold exits burst mode | | | 1.33 | | V |
| PB pirrision circuit current and measure current 0.21 mix | Vref_burst_L | | | | 1.23 | | V |
| Threshold Voltage Td_OLP Threshold Voltage Td_OLP Open loop protection, Debounce Time Z _{FB_} IN Input Impedance Current Sense Input(CS Pin) SST_CS Soft start time for CS peak T_blanking Leading edge blanking time Td_OC Over Current Detection and Control Delay Internal Current Limiting Threshold Voltage with zero duty cycle V _{TH_} OC_Clamp OCP CS voltage clamper DEM pin Threshold Voltage 4.4 V 4.4 V 4.4 V 4.4 V MS 60 ms 60 ms 7 60 MS COCURTENT 60 MS 7 60 MS 60 M | I _{FB} _Short | FB pin short circuit current | | | 0.21 | | mA |
| Td_OLP Debounce Time 60 Ins Z _{FB} _IN Input Impedance 30 KΩ Current Sense Input(CS Pin) SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 300 ns Td_OC Over Current Detection and Control Delay Occurs till the Gate driver output start to turn off 90 ns V _{TH} _OC Internal Current Limiting Threshold Voltage with zero duty cycle 0.43 0.45 0.47 V V _{TH} _OC_Clamp OCP CS voltage clamper 0.72 V DEM pin Ibrown-in Brown-in threshold current 110 uA | V _{TH} _OLP | | | | 4.4 | | V |
| Current Sense Input(CS Pin) SST_CS | Td_OLP | | | | 60 | | ms |
| SST_CS Soft start time for CS peak 2.5 ms T_blanking Leading edge blanking time 300 ns Td_OC Over Current Detection and Control Delay From Over Current Occurs till the Gate driver output start to turn off VTH_OC Internal Current Limiting Threshold Voltage with zero duty cycle OCP CS voltage clamper 0.43 0.45 0.47 V DEM pin Brown-in Brown-in threshold current 110 uA | Z _{FB} _IN | Input Impedance | | | 30 | | ΚΩ |
| T_blanking | Current Sense Inpu | ut(CS Pin) | | | | | |
| Over Current Detection and Control Delay State | SST_CS | Soft start time for CS peak | | | 2.5 | | ms |
| Td_OC Over Current Detection and Occurs till the Gate driver output start to turn off Internal Current Limiting Threshold Voltage with zero duty cycle OCP CS voltage clamper Occurs till the Gate driver output start to turn off 0.43 0.45 0.47 V OCP CS voltage clamper DEM pin Brown-in threshold current 110 uA | T_blanking | Leading edge blanking time | | | 300 | | ns |
| Internal Current Limiting Threshold Voltage with zero duty cycle V _{TH} _OC_Clamp OCP CS voltage clamper DEM pin Brown-in threshold current Internal Current Limiting 0.43 0.45 0.47 V 0.72 V 110 uA | Td_OC Over Current Detection and Control Delay | | Occurs till the Gate driver output start to | | 90 | | ns |
| DEM pin | V _{TH} _OC Threshold Voltage with zero | | | 0.43 | | 0.47 | |
| Ibrown-in Brown-in threshold current 110 uA | V _{TH} _OC_Clamp | OCP CS voltage clamper | | | 0.72 | | V |
| | DEM pin | | | | | | |
| Ibrown-out Brown-out threshold current 95 100 105 uA | Ibrown-in | Brown-in threshold current | | | 110 | | uA |
| | Ibrown-out | Brown-out threshold current | | 95 | 100 | 105 | uA |





| | Brown-out protection debounce | | | | | |
|---------------|--|-------------------------|------|------|------|----------------------|
| Td_BO | Time | | 25 | 29 | 33 | ms |
| I_lineovp | Line OVP threshold current | | 405 | 440 | 475 | uA |
| Td_lineovp | Line OVP debounce time | | | 120 | | ms |
| Voutput_ovp | Voltage threshold for adjustable output OVP | | 2.85 | 3 | 3.15 | V |
| Td_output_ovp | Output OVP debounce time | | | 6 | | Cycles |
| In-chip OTP | | | | 43 | | 2 |
| OTP enter | | | | 150 | | $^{\circ}\mathbb{C}$ |
| OTP exit | | | | 120 | | $^{\circ}$ |
| Oscillator | | | | | | • |
| Fosc | Normal Oscillation Frequency | VDD=18V,FB=3V, CS=0V | 60 | 65 | 70 | KHz |
| Δf_OSC | Frequency jittering | | | +/-6 | | % |
| F_shuffling | Shuffling frequency | | | 32 | | Hz |
| Δf_Temp | Frequency Temperature Stability | 3 | | 1 | | % |
| Δf_VCC | Frequency Voltage Stability | | | 1 | | % |
| F_Burst | Burst Mode Switch Frequency | | | 23 | | KHz |
| Gate driver | X | | | | | |
| VOL | Output low level @ VDD=18V, Io=5mA | | | | 1 | V |
| VOH | Output high level @ VCC=18V, lo=20mA | | 6 | | | V |
| V_clamping | Output clamp voltage | | | 11 | | V |
| T_r | Output rising time 1.2V ~ 10.8V @ CL=1000pF | | | 100 | | ns |
| T_f | Output falling time 10.8V ~ 1.2V @ CL=1000pF | | | 30 | | ns |





CHARACTERIZATION PLOTS


VDD = 18V, TA = 25° C condition applies if not otherwise noted.
















OPERATION DESCRIPTION


OB2362C is a highly integrated current mode PWM control IC optimized for high performance, low standby power and cost effective offline flyback converter applications. The 'extended burst mode' control greatly reduces the standby power consumption and helps the design easier to meet the international power conservation requirements.

Startup Current and Start up Control

Startup current of OB2362C is designed to be very low so that VCC could be charged up above UVLO threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application.

Operating Current

The Operating current of OB2362C is low at 2.5mA (typical). Good efficiency is achieved with OB2362C low operation current together with the 'extended burst mode' control features.




Soft Start

OB2362C features an internal 2.5ms (typical) soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as VCC reaches UVLO(OFF), the CS peak voltage is gradually increased from 0.05V to the maximum level. Every restart up is followed by a soft start.

Frequency shuffling for EMI improvement

The frequency shuffling (switching frequency modulation) is implemented in OB2362C. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.



Multi Mode Operation for High Efficiency

OB2362C is a multi mode controller. The controller changes the mode of operation according to the FB pin voltage. At the normal operating condition, the IC operates in traditional fix frequency (65KHz) PWM mode.

As the output load current is decreased, the IC enter into green mode smoothly from the PWM mode. In this mode, the switching frequency will start to linearly decrease from 65KHz to 23KHz, meanwhile the valley turn on can be realized by monitoring the voltage activity on auxiliary windings through the DEM pin. So the switching loss is minimized and the high conversion efficiency can be achieved.

At light load or no load condition, most of the power dissipation in a switching mode power supply is from switching loss of the MOSFET, the core loss of the transformer and the loss of the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at no load or light load condition. The switch frequency reduces at light/no load condition to improve the conversion efficiency. At light load or no load condition, the FB input drops below Vref_burst_L (the threshold enter burst mode) and device enters Burst Mode control. The Gate drive output switches when FB input rises back to Vref_burst_H (the threshold exit burst mode). Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend.

Demagnetization Detection

The transformer core demagnetization is detected by monitoring the voltage activity on the auxiliary windings through DEM pin. This voltage features a flyback polarity. After the on time (determined by the CS voltage and FB voltage), the switch is off




and the flyback stroke starts. After the flyback stroke, the drain voltage shows an oscillation with

a frequency of approximately $1/2\pi\sqrt{L_{p}C_{d}}$,

where L_p is the primary self inductance of primary winding of the transformer and C_d is the capacitance on the drain node.

The typical detection level is fixed at -50mV at the DEM pin. Demagnetization is recognized by detection of a possible "valley" when the voltage at DEM is below -50mV in falling edge.



Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in OB2362C current mode PWM control. The switch current is detected by a sense resistor into the CS pin. An internal leading edge blanking circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of power MOSFET. The current limiting comparator is disabled and cannot turn off the internal power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp into the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.


Driver

The power MOSFET is driven by a dedicated gate driver for power switch control. Too weak the gate driver strength results in higher conduction and switch loss of MOSFET while too strong gate driver strength results the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.

Multiple Functions of Brown-in/Brown-out, Line OVP in/Line OVP out and Output OVP

When the power MOSFET is turn on, the voltage on auxiliary windings is negative which make our Brown-in/Brown-out protection feasible.



R1: The resistor connected from DEM to AUX.

R2: The resistor connected from DEM to ground. When system starts up, if $I_{AUX} < I_{brown_in}$, Brown-in auto-recovery protection is triggered after 2 Gate cycles debounce. When the system enters the normal operation mode, if $I_{AUX} < I_{brown_out}$, Brown-out auto-recovery protection is triggered after 29ms debounce.

When the system enters the normal operation mode, if $I_{AUX} > I_{Line_OVP}$, Line OVP auto-recovery protection is triggered after 120ms debounce.

For output OVP detection, when Gate is off, V_{DEM} is equal to $V_{\text{AUX}}*\text{R2/(R1+R2)}$. If V_{DEM} is larger than 3V (typical), OVP auto-recovery protection is triggered after 6 Gate cycles debounce. By selecting proper R1 and R2 resistance, output OVP level can be programmed.

$$V_{AUX} = \frac{3*(R1+R2)}{R2}$$

Protection Controls

Good power supply system reliability is achieved with auto-recovery protection features including Cycle-by-Cycle current limiting (OCP), Under Voltage Lockout on VDD (UVLO), Over Temperature Protection (OTP), Brownout Protection, VCC and output Over Voltage Protection (OVP).


With On-Bright proprietary technology, the OCP is line voltage compensated to achieve constant output power limit over the universal input voltage range.

At overload condition when FB input voltage exceeds power limit threshold value for more than Td_OLP, control circuit reacts to shut down the converter. It restarts when VDD voltage drops below UVLO limit.



PACKAGE MECHANICAL DATA

SOT-23-6L PACKAGE OUTLINE DIMENSIONS



| Symbol | Dimensions In Millimeters | | Dimensions In Inches | | |
|--------|---------------------------|-------|----------------------|-------|--|
| Symbol | Min | Max | Min | Max | |
| A | 1.000 | 1.450 | 0.039 | 0.057 | |
| A1 | 0.000 | 0.150 | 0.000 | 0.006 | |
| A2 | 0.900 | 1.300 | 0.035 | 0.051 | |
| b | 0.300 | 0.500 | 0.012 | 0.020 | |
| С | 0.080 | 0.220 | 0.003 | 0.009 | |
| D | 2.800 | 3.020 | 0.110 | 0.119 | |
| Е | 1.500 | 1.726 | 0.059 | 0.068 | |
| E1 | 2.600 | 3.000 | 0.102 | 0.118 | |
| е | 0.950 (F | BSC) | 0.037 (| BSC) | |
| e1 | 1.800 | 2.000 | 0.071 | 0.079 | |
| L | 0.300 | 0.600 | 0.012 | 0.024 | |
| θ | 0° | 8° | 0° | 8° | |



IMPORTANT NOTICE

RIGHT TO MAKE CHANGES

On-Bright Electronics Corp. reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

WARRANTY INFORMATION

On-Bright Electronics Corp. warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used to the extent it deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. On-Bright Electronics Corp. assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using On-Bright's components, data sheet and application notes. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

LIFE SUPPORT

On-Bright Electronics Corp.'s products are not designed to be used as components in devices intended to support or sustain human life. On-bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in medical applications.

MILITARY

On-Bright Electronics Corp.'s products are not designed for use in military applications. On-Bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in military applications.