


## AMI5HG 0.5 micron CMOS Gate Array

### Description

ODCSIPxx is a family of 4 to 8 mA, inverting, CMOS-level output buffer pieces with P-channel open-drains (pull-up) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

### HDL Syntax

Verilog ..... ODCSIPxx *inst\_name* (PADM, A);

VHDL ..... *inst\_name*: ODCSIPxx port map (PADM, A);

### Pin Loading

Pin Name	Load		
	ODCSIP04	ODCSIP08	ODCSIP12
A (eq-load)	4.1	4.1	4.1
PADM (pF)	4.94	4.94	4.94

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ODCSIP04	4	TBD	190.5
ODCSIP08	8	TBD	203.6
ODCSIP12	12	TBD	216.8

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODCSIP04	From: A	$t_{ZH}$	2.64	6.29	11.51	21.93
To: PADM							
ODCSIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{ZH}$	1.75	3.62	6.31	11.65	16.94
To: PADM							
ODCSIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{ZH}$	1.60	2.88	4.68	8.26	11.86
To: PADM							

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

### Tristate Timing

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell		
			ODCSIP04	ODCSIP08	ODCSIP12
A	PADM	$t_{HZ}$	0.78	1.01	1.23

Pad Logic