


AMI5HG 0.5 micron CMOS Gate Array

Description

ODCSXExx is a family of 4 to 16 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSXExx *inst_name* (PADM, A, EN);

VHDL *inst_name*: ODCSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16
A (eq-load)	2.3	2.3	2.3	2.3
EN (eq-load)	6.9	6.9	6.9	6.9
PADM (pF)	4.94	4.94	4.94	4.94

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSXE04	4	TBD	218.9
ODCSXE08	8	TBD	240.3
ODCSXE12	12	TBD	261.1
ODCSXE16	16	TBD	283.9

a. See page 2-15 for power equation.

Pad Loading

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODCSXE04	From: A	t_{PLH}	3.23	6.83	12.02	22.08
To: PADM		t_{PHL}	3.03	6.71	12.06	22.73	33.29
From: EN		t_{ZH}	2.93	6.57	11.74	21.76	31.25
	To: PADM	t_{ZL}	2.88	6.64	11.91	22.47	33.18
ODCSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.33	4.22	6.89	12.17	17.43
	To: PADM	t_{PHL}	2.17	4.05	6.75	12.18	17.62
	From: EN	t_{ZH}	2.24	4.17	6.85	12.13	17.34
	To: PADM	t_{ZL}	1.92	3.84	6.54	11.96	17.41
ODCSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.12	3.37	5.20	8.84	12.37
	To: PADM	t_{PHL}	1.87	3.14	4.97	8.54	12.03
	From: EN	t_{ZH}	1.82	3.11	4.89	8.45	12.08
	To: PADM	t_{ZL}	1.68	2.96	4.74	8.28	11.85
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.67	2.25	3.03	4.47	5.84
	To: PADM	t_{PHL}	2.03	2.88	4.09	6.67	9.37
	From: EN	t_{ZH}	1.38	1.94	2.70	4.14	5.54
	To: PADM	t_{ZL}	1.74	2.60	3.86	6.46	9.13

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16
EN	PADM	t_{HZ}	0.82	1.04	1.27	1.53
		t_{LZ}	0.86	1.04	1.20	1.38

Pad Logic