


AMI5HG 0.5 micron CMOS Gate Array

Description

ODQFE01M is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32 kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



Truth Table			Pin Loading	
PADM	E	QI		Load
L	H	H	E	4.0 eql
H	H	L	QI	3.2 eql
H	L	X		

HDL Syntax

Verilog ODQFE01M *inst_name* (PADM, E, QI);

VHDL *inst_name*: ODQFE01M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	TBD	nA
EQL_{pd}	151.7	Eq-load

See page 2-15 for power equation.

Pad Logic

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	25	35	50	75 (max)
E		PADM	t_{PLH}	4.93	6.91	9.09	12.33	17.45
			t_{PHL}	5.52	7.71	9.90	13.18	18.61
QI		PADM	t_{PLH}	4.96	7.06	9.17	12.33	17.59
			t_{PHL}	5.56	7.75	9.95	13.25	18.66

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Design Notes:

The ODQFE01M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.