


AMI5HG 0.5 micron CMOS Gate Array

Description

ODTSXExx is a family of 4 to 24 mA, non-inverting, TTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODTSXExx *inst_name* (PADM, A, EN);

VHDL *inst_name*: ODTSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODTSXE04	ODTSXE08	ODTSXE12	ODTSXE16	ODTSXE24
A (eq-load)	2.3	2.3	2.3	2.3	2.3
EN (eq-load)	6.9	6.9	6.9	6.9	6.9
PADM (pF)	4.94	4.94	4.94	4.94	4.94

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODTSXE04	4	TBD	218.9
ODTSXE08	8	TBD	240.3
ODTSXE12	12	TBD	261.1
ODTSXE16	16	TBD	283.9
ODTSXE24	24	TBD	302.7

a. See page 2-15 for power equation.

Pad Logic

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	ODTSXE04	From: A	t_{PLH}	2.53	4.23	7.00	12.66
To: PADM		t_{PHL}	4.24	9.70	17.28	32.07	46.58
From: EN		t_{ZH}	1.65	3.91	6.79	12.31	18.00
	To: PADM	t_{ZL}	3.99	9.44	16.99	31.78	46.36
ODTSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.82	2.84	4.27	7.12	9.98
	To: PADM	t_{PHL}	2.62	5.68	9.82	17.67	25.18
	From: EN	t_{ZH}	1.46	2.51	3.97	6.83	9.65
	To: PADM	t_{ZL}	2.53	5.45	9.54	17.43	24.94
ODTSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.71	2.43	3.40	5.32	7.25
	To: PADM	t_{PHL}	2.61	4.23	6.93	12.29	17.32
	From: EN	t_{ZH}	1.42	2.14	3.11	5.03	6.96
	To: PADM	t_{ZL}	1.96	3.96	6.72	12.01	17.11
ODTSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.73	2.28	3.02	4.45	5.85
	To: PADM	t_{PHL}	2.15	3.52	5.54	9.49	13.31
	From: EN	t_{ZH}	1.39	1.96	2.70	4.13	5.55
	To: PADM	t_{ZL}	1.91	3.36	5.34	9.23	13.16
ODTSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.72	2.26	3.01	4.45	5.87
	To: PADM	t_{PHL}	1.96	2.90	4.22	6.84	9.47
	From: EN	t_{ZH}	1.48	2.04	2.78	4.22	5.63
	To: PADM	t_{ZL}	1.63	2.59	3.94	6.58	9.19

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)		Parameter	Cell				
From	To		ODTSXE04	ODTSXE08	ODTSXE12	ODTSXE16	ODTSXE24
EN	PADM	t_{HZ}	0.82	1.04	1.27	1.53	1.42
		t_{LZ}	0.86	1.04	1.20	1.38	1.46

Pad Logic