

**PART NO. : OEL9M1008-W-E** 



This specification may be changed without any notice in order to improve performance or quality etc.

Please contact OLED R&D department TRULY Semiconductors LTD. For updated specification and product status before design for this product or release the order.

# **PRODUCT CONTENTS**

- n PHYSICAL DATA
- n ABSOLUTE MAXIMUM RATINGS
- n EXTERNAL DIMENSIONS
- n ELECTRICAL CHARACTERISTICS
- n ELECTRO-OPTICAL CHARACTERISTICS
- n INTERFACE PIN CONNECTIONS
- n COMMAND TABLE
- n INITIALIZATION CODE
- n SCHEMATIC EXAMPLE
- n RELIABILITY TESTS
- n OUTGOING QUALITY CONTROL SPECIFICATION
- n CAUTIONS IN USING OLED MODULE

TRU	<b>/LY</b> ®信利	Customer	
Written by	He Kai	App	roved by
Checked by	Yang Xueyu		
Approved by	Zhang Weicang		

# **REVISION HISTORY**

Rev.	Contents	Date
1.0	First Release.	2013-09-28
1.1	Update the interface name.	2013-10-12

#### n PHYSICAL DATA

No.	Items:	Specification:	Unit
1	Diagonal Size	2.80	Inch
2	Resolution	256(H) x 64(V)	Dots
3	Active Area	17.255 (W) x 69.1(H)	mm <sup>2</sup>
4	Outline Dimension (Panel)	28.50 (W) x 80.50(H)	mm <sup>2</sup>
5	Pixel Pitch	0.27 (W) x 0.27(H)	mm <sup>2</sup>
6	Pixel Size	0.245(W) x 0.245(H)	mm <sup>2</sup>
7	Driver IC	SH1122G	-
8	Display Color	White	-
9	Gray scale	4	Bit
10	Interface	8-bit 8080/6800 Parallel, SPI、IIC	-
11	IC package type	COG with ZIF tail	1
12	Thickness	2.00±0.1	mm
13	Weight	TBD	g
14	Duty	1/64	-

#### n ABSOLUTE MAXIMUM RATINGS

Unless otherwise specified,  $V_{SS} = 0V$ 

 $(Ta = 25^{\circ}C)$ 


Items		Symbol	Min	Тур.	Max	Unit
	I/O	VDD1	-0.3	-	3.6	V
Supply Voltage	Logic	VDD2	-0.3	-	3.6	V
Voltage	Driving	VPP	-0.3	-	14.5	V
Operating '	Temperature	Тор	-30	-	80	$^{\circ}$
Storage Temperature		Tst	-40	-	85	$^{\circ}$
Humidity	Humidity		-	-	90	%RH

#### Note:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Rev: 1.1** 

# n EXTERNAL DIMENSIONS



## n ELECTRICAL CHARACTERISTICS


#### **◆DC** Characteristics

Unless otherwise specified,  $V_{SS} = 0V$ , VDD1=VDD2=1.65V to 3.5V. ( Ta = 25 °C )

	Items	Symbol	Min	Typ.	Max	Unit
~ 1	I/O	VDD1	1.65	-	3.5	V
Supply Voltage	Logic	VDD2	1.65	-	3.5	V
Voltage	Driving	VPP	7.0	-	14	V
Input	High Voltage	$V_{\mathrm{IH}}$	0.8 x VDD1	-	VDD1	V
Voltage	Low Voltage	$V_{\mathrm{IL}}$	VSS	-	0.2 x VDD1	V
Output	High Voltage	$V_{\mathrm{OH}}$	0.8x VDD1	-	VDD1	V
Voltage	Low Voltage	$V_{ m OL}$	VSS	-	0.2 x VDD1	V

### **♦**AC Characteristics

# (1) System buses Read/Write characteristics 1 (For the 8080 Series Interface MPU)




Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tcYC8	System cycle time	600	-	-	ns	
tAS8	Address setup time	0	-	-	ns	
tAH8	Address hold time	0	-	-	ns	
tDS8	Data setup time	80	-	-	ns	
tDH8	Data hold time	30	-	-	ns	
tCH8	Output disable time	20	-	140	ns	CL = 100pF
tACC8	RD access time	-	-	280	ns	CL = 100pF
tccLw	Control L pulse width (WR)	200	-	-	ns	
tcclr	Control L pulse width (RD)	240	-	-	ns	
tcchw	Control H pulse width (WR)	200	-	-	ns	
tcchr	Control H pulse width (RD)	200	-	-	ns	
tR	Rise time	-	-	30	ns	
tF	Fall time	-	-	30	ns	

 $(VDD1 = VDD2 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tcyc8	System cycle time	300	-	-	ns	
tAS8	Address setup time	0	-	-	ns	
tAH8	Address hold time	0	-	-	ns	
tD\$8	Data setup time	40	-	-	ns	
tDH8	Data hold time	15	-	-	ns	
tCH8	Output disable time	10	-	70	ns	CL = 100pF
tACC8	RD access time	-	-	140	ns	CL = 100pF
tcclw	Control L pulse width (WR)	100	-	-	ns	
tcclr	Control L pulse width (RD)	120	-	-	ns	
tcchw	Control H pulse width (WR)	100	-	-	ns	
tcchr	Control H pulse width (RD)	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	



# (2) System buses Read/Write Characteristics 2 (For the 6800 Series Interface MPU)




 $(VDD1 = VDD2 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tCYC6	System cycle time	600	-	-	ns	
tAS6	Address setup time	0	-	-	ns	
tAH6	Address hold time	0	-	-	ns	
tDS6	Data setup time	80	-	-	ns	
tDH6	Data hold time	30	-	-	ns	
toH6	Output disable time	20	-	140	ns	CL = 100pF
tACC6	Access time	-	-	280	ns	CL = 100pF
tewnw	Enable H pulse width (Write)	200	-	-	ns	
tewhr	Enable H pulse width (Read)	240	-	-	ns	
tEWLW	Enable L pulse width (Write)	200	-	-	ns	
tEWLR	Enable L pulse width (Read)	200	-	-	ns	
tR	Rise time	-	-	30	ns	
tF	Fall time	-	-	30	ns	

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tCYC6	System cycle time	300	-	-	ns	
tAS6	Address setup time	0	-	-	ns	
tAH6	Address hold time	0	-	-	ns	
tDS6	Data setup time	40	-	-	ns	
tDH6	Data hold time	15	-	-	ns	
toH6	Output disable time	10	-	70	ns	CL = 100pF
tACC6	Access time	-	-	140	ns	CL = 100pF
tewnw	Enable H pulse width (Write)	100	-	-	ns	
tewhr	Enable H pulse width (Read)	120	-	-	ns	
tewLw	Enable L pulse width (Write)	100	-	-	ns	
tewlr	Enable L pulse width (Read)	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

# (3) System buses Write characteristics 3 (For 4 wires SPI)




Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	500	-	-	ns	
tsas	Address setup time	300	-	-	ns	
tsah	Address hold time	300	-	-	ns	
tsds	Data setup time	200	-	-	ns	
tsdh	Data hold time	200	-	-	ns	
tcss	CS setup time	240	-	-	ns	
tcsH	CS hold time time	120	-	-	ns	
tshw	Serial clock H pulse width	200	-	-	ns	
tslw	Serial clock L pulse width	200	-	-	ns	
tR	Rise time	-	-	30	ns	
tF	Fall time	-	-	30	ns	

 $(VDD1 = VDD2 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	250	-	-	ns	
tsas	Address setup time	150	-	-	ns	
tsah	Address hold time	150	-	-	ns	
tsds	Data setup time	100	-	-	ns	
tsdh	Data hold time	100	-	-	ns	
tcss	CS setup time	120	-	-	ns	
tcsH	CS hold time time	60	-	-	ns	
tshw	Serial clock H pulse width	100	-	-	ns	
tslw	Serial clock L pulse width	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

# (4) System buses Write characteristics 4(For 3 wires SPI)




Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	500	-	-	ns	
tsds	Data setup time	200	-	-	ns	
tsdh	Data hold time	200	-	-	ns	
tcss	CS setup time	240	-	-	ns	
tcsH	CS hold time time	120	-	-	ns	
tshw	Serial clock H pulse width	200	-	-	ns	
tslw	Serial clock L pulse width	200	-	-	ns	
tR	Rise time	-	-	30	ns	
tF	Fall time	-	-	30	ns	

 $(VDD1 = VDD2 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	250	-	-	ns	
tsds	Data setup time	100	-	-	ns	
tsdh	Data hold time	100	-	-	ns	
tcss	CS setup time	120	-	-	ns	
tcsH	CS hold time time	60	-	-	ns	
tshw	Serial clock H pulse width	100	-	-	ns	
tslw	Serial clock L pulse width	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

# (5) I<sup>2</sup>C interface characteristics



Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
fSCL	SCL clock frequency	DC	-	400	kHz	
TLOW	SCL clock Low pulse width	1.3	-	-	uS	
THIGH	SCL clock H pulse width	0.6	-	-	uS	
TSU:DATA	data setup time	100	-	-	nS	
THD:DATA	data hold time	0	-	0.9	uS	
Tr	SCL , SDA rise time	20+0.1Cb	-	300	nS	
TF	SCL , SDA fall time	20+0.1Cb	-	300	nS	
Cb	Capacity load on each bus line	-	-	400	pF	
TSU:START	Setup timefor re-START	0.6	-	-	uS	
THD:START	START Hold time	0.6	-	-	uS	
TSU:STOP	Setup time for STOP	0.6	-	-	uS	
TBUF	Bus free times between STOP and START condition	1.3	-	-	uS	

# (6) Reset Timing

 $(VDD1 = VDD2 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tR	Reset time	-	-	2.0	μs	
trw	Reset low pulse width	10.0	-	-	μs	

 $(VDD1 = VDD2 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tR	Reset time	-	-	1.0	μs	
trw	Reset low pulse width	5.0	-	-	μs	

# n ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items		Symbol	Min.	Тур.	Max.	Unit	Remark
Operating Lumi	nance	L	95	110*	-	cd/m <sup>2</sup>	White
Power Consum	ption	P	-	200	240	mW	30% pixels ON L=110cd/ m2
Frame Freque	ency	Fr	-	100	-	Hz	-
Color Coordinate	White	CIE x	0.25	0.29	0.33	CIE1931	Darkroom
Color Coordinate	Wille	CIE y	0.29	0.33	0.37	CIE1931	
Pagnanga Tima	Rise	Tr	-	-	0.02	ms	-
Response Time	Decay	Td	-	1	0.02	ms	-
Contrast Rat	Cr	10000:1	-	-	-	Darkroom	
Viewing Ang	Δθ	160	-	-	Degree	-	
Operating Life	Γime*	Тор	30,000	-	-	Hours	$L=110cd/m^2$

### Note:

- 1. 110cd/  $m^2$  is based on  $V_{DD}=3.0V$ ,  $V_{PP}=12V$ , contrast command setting 0x3F;
- **2. Contrast ratio** is defined as follows:

Contrast ratio = Photo – detector output with OLED being "white"

Photo – detector output with OLED being "black"

3. Life Time is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternately displayed), (The initial value should be closed to the typical value after adjusting.).

# n INTERFACE PIN CONNECTIONS

No	Symbol	Description
1	VSS	Ground
2	VPP	This is the most positive voltage supply pad of the chip.
3	VSEGM	This is a pad for the voltage output level for segment pre-charge. A capacitor should be connected between this pad and VSS.
4	VCMOH	This is a pad for the voltage output high level for common signals. A capacitor should be connected between this pad and VSS.
5	VSL	This is a segment voltage reference pad. A capacitor should be connected between this pad and VSS.
6	VREF	This is a voltage reference pad for pre-charge voltage in driving OLED device. Voltage should be set to match with the OLED driving voltage in current drive phase. It can either be supplied externally or by connecting to VPP.
7	IREF	This is a segment current reference pad. A resistor should be connected between this pad and VSS. Set the current at 15.625µA.
8	VPP	This is the most positive voltage supply pad of the chip.
9	VSS	Ground.
10	VCL	This is a common voltage reference pad. This pad should be connected to VSS externally
11	SENSE	This is a source current pad of the external NMOS of the booster circuit.
12	AVDD	2.4- 3.5V power supply pad for the internal buffer of the DC-DC voltage converter.
13	FB	This is a feedback resistor input pad for the booster circuit. It is used to adjust the booster output voltage level, VPP.
14	VBREF	This is an internal voltage reference pad for booster circuit.
15	SW	This is an output pad driving the gate of the external NMOS of the booster circuit.
16	VDD2	1.65 - 3.5V power supply input pad for logic.VDD2 should be equal to VDD1.
17	IM0	These are the MPU interface mode select pads.
18	IM1	These are the MPU interface mode select pads.
19	VDD1	1.65 - 3.5Vpower supply input pad.
20	IM2	These are the MPU interface mode select pads.
21	CS	This pad is the chip select input. When CS = "L", then the chip select becomes active, and data/command I/O is enabled.

22	RES	This is a reset signal input pad. When RES is set to "L", the settings are initialized.  The reset operation is performed by the RES signal level.
23	A0	This is the Data/Command control pad that determines whether the data bits are data or a command.  A0 = "H": the inputs at D0 to D7 are treated as display data.  A0 = "L": the inputs at D0 to D7 are transferred to the command registers.  In I2C interface, this pad serves as SA0 to distinguish the different address of OLED driver.
24	WR	This is a MPU interface input pad. When connected to an 8080 MPU, this is active LOW. This pad connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When W R/= "H": Read. When W R/= "L": Write.
25	RD	This is a MPU interface input pad. When connected to an 8080 series MPU, it is active LOW. This pad is connected to the RD signal of the 8080 series MPU, and the SH1122 data bus is in an output status when this signal is "L". When connected to a 6800 series MPU, this is active HIGH. This is used as an enable clock input of the 6800 series MPU.
26~33	D0~D7	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected, then D0 serves as the serial clock input pad (SCL) andD1serves as the serial data input pad (SI). At this time, D2 to D7 are set to high impedance. When the I2C interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SDA). At this time, D2 to D7 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance.
34	VPP	This is the most positive voltage supply pad of the chip

#### **MCU Bus Interface Pin Selection**

Pin Name	6800- parallel interface	8080- parallel Interface	4-SPI Interface	3-SPI Interface	IIC Interface
IM0	0	0	0	1	0
IM1	0	1	0	0	1
IM2	1	1	0	0	0

Note: 0 is connect to VSS, 1 is connect to VDD.

## n COMMAND TABLE

Commond					(	Code						Frankisa
Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Set Column Address 4     lower bits	0	1	0	0	0	0	0	Lo		colun ress	nn	Sets 4 lower bits of column address of display RAM in register. (POR = 00H)
Set Column Address 3     higher bits	0	1	0	0	0	0	1	0	_	er co ddres		Sets 3 higher bits of column address of display RAM in register. (POR = 10H)
Reserved Command	0	1	0	0	0	1	0	0	1	0	0	Reserved
Reserved Command	0	1	0	0	0	1	0	0	1	1	0	Reserved
5. Reserved Command	0	1	0	0	0	1	0	1	1	1	D	Reserved
6. Set Display Start Line	0	1	0	0	1		Star	t Line	add	ress		Specifies RAM display line for COM0. (POR = 40H)
7. The Contrast Control Mode Set	0	1	0	1	0	0	0	0	0	0	1	This command is to set Contrast Setting of the display.
Contrast Data Register Set	0	1	0			C	ontra	st Da	ta			The chip has 256 contrast steps from 00 to FF. (POR = 80H)
Set Segment Re-map     (ADC)	0	1	0	1	0	1	0	0	0	0	ADC	The right (0) or left (1) rotation. (POR = A0H)
Set Entire Display     OFF/ON	0	1	0	1	0	1	0	0	1	0	D	Selects normal display (0) or Entire Display ON (1). (POR = A4H)
10. Set Normal/Reverse Display	0	1	0	1	0	1	0	0	1	1	D	Normal indication (0) when low, but reverse indication (1) when high. (POR = A6H)
11. Multiplex Ration Mode Set	0	1	0	1	0	1	0	1	0	0	0	This command switches default 63 multiplex mode to any multiplex ratio
Multiplex Ration Data Set	0	1	0	*	*		М	ultiple	x Ra	tio		from 1 to 64. (POR = 3FH)
12. DC-DC Control Mode Set	0	1	0	1	0	1	0	1	1	0	1	This command is to control the DC-DC voltage and the switch frequency.
DC-DC ON/OFF Mode Set	0	1	0	1	0	0	0	F2	F1	F0	D	(POR = 81H)
13. Display OFF/ON	0	1	0	1	0	1	0	1	1	1	D	Turns on OLED panel (1) or turns off (0). (POR = AEH)
14. Row Address Set	0	1	0	1	0	1	1	0	0	0	0	Specifies Row address to load display RAM data to Row address register.
Row Address	0	1	0	*	*		R	ow A	ddres	SS		(POR = 00H)
15. Set Common Output Scan Direction	0	1	0	1	1	0	0	D	*	*	*	Scan from COM0 to COM [N - 1] (0) or Scan from COM [N -1] to COM0 (1). (POR = C0H)
<ol> <li>Display Offset Mode Set</li> </ol>	0	1	0	1	1	0	1	0	0	1	1	This is a double byte command that
Display Offset Data Set	0	1	0	*	*			СО	Mx			specifies the mapping of display start line to one of COM0-63. (POR = 00H)
17. Set Display Divide Ratio/Oscillator Frequency Mode Set	0	1	0	1	1	0	1	0	1	0	1	This command is used to set the frequency of the internal display clocks.
Divide Ratio/Oscillator Frequency Data Set		1	0		Osci Frequ	llator Jency		С	)ivide	Rati	0	(POR = 50H)



#### Command Table (Continued)

Command						Code	)					Function
Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	runction
18. Dis-charge/Pre-charge Period Mode Set	0	1	0	1	1	0	1	1	0	0	1	This command is used to set the duration of the dis-charge and
Dis-charge/Pre-charge Period Data Set	0	1	0	Dis-	char	ge Pe	eriod	Pre-	char	ge Pe	eriod	pre-charge period. (POR = 22H)
19. VCOM Deselect Level Mode Set	0	1	0	1	1	0	1	1	0	1	1	This command is to set the common pad output voltage level at deselect
VCOM Deselect Level Data Set	0	1	0	VCOMH= (β1 X VREF)								stage. (POR = 35H)
20. VSEGM Level Mode Set	0	1	0	1	1	0	1	1	1	0	0	This command is to set the segment pad output voltage level at pre-charge
VSEGM Level Data Set	0	1	0		١	/SEG	6M= (	β <b>2</b> X	VREF	:)		stage. (POR = 35H)
21. Discharge voltage VSL level setting	0	1	0	0	0	1	1	D3	D2	D1	D0	Set the discharge voltage level.
22. Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-Modify-Write start.
23. End	0	1	0	1	1	1	0	1	1	1	0	Read-Modify-Write end.
24. NOP	0	1	0	1	1	1	0	0	0	1	1	Non-Operation Command
25. Write Display Data	1	1	0		Write RAM data			•				
26. Read Status	0	0	1	BU	BUSY ON/OFF * * * 0 0 0		0 0					
27. Read Display Data	1	0	1		Read RAM data				ata			

Note: Do not use any others command, otherwise it will cause system malfunction.

Rev: 1.1 Oct. 12. 2013

#### n INITIALIZATION CODE


```
void InitOLED MASTER SH1122(void)
  MainOLED WCom(0xAE); //DOT MARTIX DISPLAY OFF
  MainOLED WCom(0x00); //SET COLUMN LOW ADDRESS
  MainOLED WCom(0x10); //SET COLUMN HIGHER ADDRESS
  MainOLED WCom(0x40); //SET DISPLAY START LINE(40H-7FH)
  MainOLED WCom(0x81); //CONTARST CONTROL(00H-FFH)
  MainOLED WCom(CONTRAST);
  MainOLED WCom(0xA0); //SET SEGMENT RE-MAP(0A0H-0A1H)
  MainOLED WCom(0xA4); //ENTIRE DISPLAY OFF(0A4H-0A5H)
  MainOLED WCom(0xA6); //SET NORMAL DISPLAY(0A6H-0A7H)
  MainOLED WCom(0xA8); //SET MULTIPLEX RATIO 64
  MainOLED WCom(0x3F);
  MainOLED WCom(0xAD); //SET DC/DC BOOSTER
  MainOLED WCom(0x80);
  MainOLED WCom(0xB0); //Set Row Address of Display RAM
  MainOLED WCom(0x00);
  MainOLED WCom(0xC0); //COM SCAN COM1-COM64(0C8H, 0C0H)
  MainOLED WCom(0xD3); //SET DISPLAY OFFSET(OOH-3FH)
  MainOLED WCom(0x00);
  MainOLED WCom(0xD5); //SET FRAME FREQUENCY
  MainOLED WCom(0x50);
  MainOLED WCom(0xD9); //SET DIS-/PRE- CHARGE PERIOD
  MainOLED WCom(0x22);
  MainOLED WCom(0xDB); //SET VCOM DESELECT LEVEL(035H)
  MainOLED WCom(0x35);
  MainOLED WCom(0xDC); //Set VSEGM Level
  MainOLED WCom(0x35);
  MainOLED WCom(0x30); //Set Discharge VSL Level
  MainOLED WCom(0xAF); //DSPLAY ON
 }
```

#### Note:


Please set appropriate parameters of initialization base on actual application.

## n SCHEMATIC EXAMPLE


**♦8080** Series Interface Application Circuit:




# **♦**6800 Series Interface Application Circuit:




# **◆**4-wire SPI Interface Application Circuit:



# **◆3-wire SPI Interface Application Circuit:**



# **♦IIC Interface Application Circuit:**



For Above Circuits:

- 1. R1≈620K, R2=R3=10K, C1=C2=C3=C4=C5=4.7uF;
- 2. The  $V_{PP}$  should connect a external voltage;

The value of components is recommended value. Select appropriate value against module application.

### n RELIABILITY TESTS

	Item	Condition	Criterion				
High Te	emperature Storage (HTS)	85±2°C, 200 hours	<ol> <li>After testing, the function test is ok.</li> <li>After testing, no addition to the defect.</li> </ol>				
High Ter	nperature Operating (HTO)	80±2°C, 96 hours	3. After testing, the change of luminance should be within +/- 50% of initial value.				
Low Te	emperature Storage (LTS)	-40±2°C, 200 hours	4. After testing, the change for the mono and area color must be within (+/-0.02, +/-				
Low Ten	nperature Operating (LTO)	-30±2°€, 96 hours	<ul> <li>0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on 1931 CIE coordinates.</li> <li>5. After testing, the change of total current consumption should be within +/- 50% of initial value.</li> </ul>				
High Tempe	erature / High Humidity Storage (HTHHS)	50±3°C, 90%±3%RH, 120 hours					
Thermal S	hock (Non-operation) (TS)	-20±2°C ~ 25°C ~ 70±2°C (30min) (5min) (30min) 10cycles					
Vibration (Packing)	10~55~10Hz,amplitu de 1.5mm, 1 hour for each direction x, y, z	1. One box for each test.					
Drop (Packing)	Height: 1 m, each time for 6 sides, 3 edges, 1 angle	2. No addition to the cosmetic and the electrical defects					
ESD (finished product housing)	±4kV (R: 330Ω C: 150pF , 10times, air discharge)	<ol> <li>After testing, cosmetic and electrical defects should not happen.</li> <li>In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting.</li> </ol>					

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

- 2) The HTHHS test is requested the Pure Water(Resistance> $10M\Omega$ ).
- 3) The test should be done after 2 hours of recovery time in normal environment.




## n OUTGOING QUALITY CONTROL SPECIFICATION

#### **♦**Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

#### **◆** Definition

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

### **◆Inspection Methods**

1 The general inspection: under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.



2 The luminance and color coordinate inspection: By PR705 or BM-7 or the equal equipments, in the dark room, under 25±5°C.


# **◆Inspection Criteria**

1 Major defect: AQL= 0.65

<u> </u>							
Item	Criterion						
	1. No display or abnormal display is not accepted						
Function Defect	2. Open or short is not accepted.						
	3. Power consumption exceeding the spec is not accepted.						
Outline Dimension	Outline dimension exceeding the spec is not accepted.						
Glass Crack	Glass crack tends to enlarge is not accepted.						

2 Minor Defect: AQL= 1.5

Item	Criterion Criterion				
Spot Defect (dimming and lighting spot)	Size (mm)		Accepted Qty		
			Area A + Area B	Area C	
		$\Phi \leq 0.07$	Ignored		
	Y	$0.07 < \Phi \le 0.10$	3	Ignored	
		0.10<Φ≦0.15	1		
		0.15<Φ	0		
	Note: $\Phi = (x + y) / 2$				
Line Defect (dimming and lighting line)	L ( Length ): mm	W ( Width ): mm	Area A + Area B	Area C	
	/	W ≤ 0.02	Ignored		
	L≦3.0	$0.02 < W \le 0.03$	2	Ignored	
	L≦2.0	$0.03 < W \le 0.05$	1		
	/	0.05 <w< td=""><td>As spot defect</td></w<>	As spot defect		
	ne total of spot defect ween two lines defect	s must exceed 1 mm			
Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect.				
Polarizer Scratch	1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.				
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:				
	L ( Length ): mm	W ( Width ): mm	Area A + Area B	Area C	
	/	$W \leq 0.02$	Ignore		
	3.0 <l≦5.0< td=""><td><math>0.02 &lt; W \le 0.04</math></td><td>2</td><td rowspan="3">Ignore</td></l≦5.0<>	$0.02 < W \le 0.04$	2	Ignore	
	L≦3.0	$0.04 < W \le 0.06$	1		
	/	0.06 <w< td=""><td>0</td></w<>	0		
Polarizer Air Bubble	Size		Area A + Area B	Area C	
	Y	$\Phi \leq 0.20$	Ignored		
		$0.20 < \Phi \leq 0.30$	2	Ignored	
		$0.30 < \Phi \le 0.50$	1		
		0.50<Φ	0		



#### n CAUTIONS IN USING OLED MODULE

# **◆**Precautions For Handling OLED Module:

1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:

**Rev: 1.1** 

Oct. 12. 2013

- i. Avoid drop from high, avoid excessive impact and pressure.
- ii. Do not touch, push or rub the exposed polarizes with anything harder than an HB pencil lead.
- iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
- iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
- v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
- vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
  - i. Be sure to ground the body when handling the OLED Modules.
  - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
  - iii. Do not assemble and does no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
  - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
  - v. Avoid touching the circuit, the soldering pins and the IC on the Module by the body.
  - vi. Be sure to use anti-static package.
- 7. Contamination on terminals can cause an electrochemical reaction and corrode the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence:  $V_{DD} \rightarrow V_{CC}$ , and power off sequence:  $V_{CC} \rightarrow V_{DD}$ .
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and datasheet of IC controller, otherwise something wrong may be seen.

Rev: 1.1 Oct. 12. 2013

13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the specialty of OLED.

# **◆Precautions For Soldering OLED Module:**

- 1. Soldering temperature :  $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$ .
- 2. Soldering time: 3-4 sec.
- 3. Repeating time: no more than 3 times.
- 4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

# **◆** Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with desiccant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with desiccant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between  $0^{\circ}$ C and  $30^{\circ}$ C, the relative humidity not over 60%.

# **♦** Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) TRULY will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with TRULY OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to TRULY within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of TRULY is limited to repair and/or replacement on the terms above. TRULY will not be responsible for any subsequent or consequential events.

# **◆Return OLED Module Under Warranty:**

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.

## **♦PRIOR CONSULT MATTER**

- 1. For TRULY standard products, we keep the right to change material, process ... for improving the product property without any notice on our customer.
- 2. If you have special requirement about reliability condition, please let us know before you start the test on our samples.