

AMI5HG 0.5 micron CMOS Gate Array

Description

ON5x is a family of OR-NAND circuits consisting of one 3-input OR gate and one 2-input OR gate into a 2-input NAND gate.

Logic Symbol	Truth Table																								
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	L	H	All other combinations					L
A	B	C	D	E	Q																				
L	L	L	X	X	H																				
X	X	X	L	L	H																				
All other combinations					L																				

HDL Syntax

Verilog ON5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: ON5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON52	ON54	ON56
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON52	4.0	TBD	8.3
ON54	5.0	TBD	8.8
ON56	10.0	TBD	19.5

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
ON52	From: Any Input	t_{PLH}	0.48	0.58	0.69	0.83	0.93
	To: Q	t_{PHL}	0.45	0.57	0.71	0.87	0.99
ON54	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t_{PLH}	0.46	0.59	0.69	0.78	0.88
ON56	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	t_{PLH}	0.46	0.57	0.65	0.75	0.87
	To: Q	t_{PHL}	0.43	0.59	0.72	0.83	0.92

Delay will vary with input conditions. See page 2-17 for interconnect estimates.