


## AMI5HG 0.5 micron CMOS Gate Array

### Description

ON6x is a family of OR-NAND circuits consisting of two 3-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="6">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																							
L	L	L	X	X	X	H																							
X	X	X	L	L	L	H																							
All other combinations						L																							

Core Logic

### HDL Syntax

Verilog ..... ON6x *inst\_name* (Q, A, B, C, D, E, F);

VHDL ..... *inst\_name*: ON6x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	ON62	ON64	ON66
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ON62	5.0	TBD	9.2
ON64	6.0	TBD	9.8
ON66	12.0	TBD	17.0

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

ON62	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.50 0.43	0.58 0.56	0.70 0.70	0.84 0.85	0.95 0.96
ON64	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.48 0.45	0.59 0.60	0.69 0.73	0.79 0.85	0.90 0.98
ON66	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.45 0.47	0.54 0.57	0.64 0.69	0.74 0.81	0.84 0.91

Delay will vary with input conditions. See page 2-17 for interconnect estimates.