


AMI5HG 0.5 micron CMOS Gate Array

Description

ON7x is a family of OR-NAND circuits consisting of one 3-input OR gate into a 3-input NAND gate.

Logic Symbol	Truth Table	Pin Loading																																										
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="5">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	All other combinations					L	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>1.0</td> </tr> <tr> <td>B</td> <td>1.0</td> </tr> <tr> <td>C</td> <td>1.0</td> </tr> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>E</td> <td>1.0</td> </tr> </tbody> </table>		Equivalent Load	A	1.0	B	1.0	C	1.0	D	1.0	E	1.0
A	B	C	D	E	Q																																							
L	L	L	X	X	H																																							
X	X	X	L	X	H																																							
X	X	X	X	L	H																																							
All other combinations					L																																							
	Equivalent Load																																											
A	1.0																																											
B	1.0																																											
C	1.0																																											
D	1.0																																											
E	1.0																																											

Core Logic

HDL Syntax

Verilog ON7x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: ON7x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON72	ON74	ON76
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ON72	5.0	TBD	10.3
ON74	5.0	TBD	7.4
ON76	10.0	TBD	18.1

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads	1	4	8	13	17 (max)
ON72	From: Any Input	t_{PLH}	0.52	0.61	0.72	0.86	0.97
	To: Q	t_{PHL}	0.52	0.66	0.81	0.99	1.13
		Number of Equivalent Loads	1	8	15	22	30 (max)
ON74	From: Any Input	t_{PLH}	0.47	0.59	0.68	0.78	0.88
	To: Q	t_{PHL}	0.46	0.61	0.73	0.84	0.95
		Number of Equivalent Loads	1	14	28	42	56 (max)
ON76	From: Any Input	t_{PLH}	0.48	0.56	0.65	0.74	0.85
	To: Q	t_{PHL}	0.42	0.58	0.70	0.81	0.91

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core
Logic