

AMI5HG 0.5 micron CMOS Gate Array

Description

ON9x is a family of OR-NAND circuits consisting of one 3-input OR gate and one 2-input OR gate into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="6">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	X	H	X	X	X	X	X	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	L	X	X	X	H																														
X	X	X	L	L	X	H																														
X	X	X	X	X	L	H																														
All other combinations						L																														

Core Logic

HDL Syntax

Verilog ON9x *inst_name* (Q, A, B, C, D, E, F);
 VHDL *inst_name*: ON9x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ON92	ON94	ON96
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ON92	5.0	TBD	10.9
ON94	7.0	TBD	11.8
ON96	11.0	TBD	21.4

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Device	Number of Equivalent Loads		1	4	8	13	17 (max)
	ON92	From: Any Input	t_{PLH}	0.51	0.59	0.71	0.85
To: Q		t_{PHL}	0.53	0.67	0.82	0.99	1.12
ON94	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t_{PLH}	0.52	0.64	0.74	0.83	0.94
	To: Q	t_{PHL}	0.56	0.74	0.87	0.99	1.12
ON96	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	t_{PLH}	0.47	0.58	0.68	0.77	0.85
	To: Q	t_{PHL}	0.52	0.72	0.85	0.97	1.07

Delay will vary with input conditions. See page 2-17 for interconnect estimates.