

**AMI5HG 0.5 micron CMOS Gate Array**

**Description**

ONDx is a family of OR-NAND circuits consisting of two 3-input OR gates and one 2-input OR gate into a 3-input NAND gate.

Logic Symbol	Truth Table																																													
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>G</th> <th>H</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="8" style="text-align: center;">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	F	G	H	Q	L	L	L	X	X	X	X	X	H	X	X	X	L	L	L	X	X	H	X	X	X	X	X	X	L	L	H	All other combinations								L
A	B	C	D	E	F	G	H	Q																																						
L	L	L	X	X	X	X	X	H																																						
X	X	X	L	L	L	X	X	H																																						
X	X	X	X	X	X	L	L	H																																						
All other combinations								L																																						

Core Logic

**HDL Syntax**

Verilog ..... ONDx *inst\_name* (Q, A, B, C, D, E, F, G, H);

VHDL..... *inst\_name*: ONDx port map (Q, A, B, C, D, E, F, G, H);

**Pin Loading**

Pin Name	Equivalent Loads		
	OND2	OND4	OND6
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1
G	1.0	1.0	2.1
H	1.0	1.0	2.1

## AMI5HG 0.5 micron CMOS Gate Array

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
OND2	6.0	TBD	12.4
OND4	8.0	TBD	11.6
OND6	13.0	TBD	21.0

a. See page 2-15 for power equation.

### Propagation Delays (ns)

Conditions: T<sub>J</sub> = 25°C, V<sub>DD</sub> = 5.0V, Typical Process

Cell	Number of Equivalent Loads		1	4	8	13	17 (max)
	OND2	From: Any Input	t <sub>PLH</sub>	0.51	0.61	0.73	0.87
To: Q		t <sub>PHL</sub>	0.52	0.65	0.81	1.00	1.14
OND4	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t <sub>PLH</sub>	0.47	0.59	0.69	0.78	0.88
OND6	To: Q	t <sub>PHL</sub>	0.55	0.73	0.86	0.98	1.09
	Number of Equivalent Loads		1	14	28	42	56 (max)
OND6	From: Any Input	t <sub>PLH</sub>	0.47	0.58	0.68	0.77	0.86
	To: Q	t <sub>PHL</sub>	0.54	0.73	0.86	0.98	1.09

Delay will vary with input conditions. See page 2-17 for interconnect estimates.