

**AMI5HG 0.5 micron CMOS Gate Array**

**Description**

ONEx is a family of OR-NAND circuits consisting of three 3-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																																		
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>G</th> <th>H</th> <th>I</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="9">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	L	L	L	X	X	X	X	X	X	H	X	X	X	L	L	L	X	X	X	H	X	X	X	X	X	X	L	L	L	H	All other combinations									L
A	B	C	D	E	F	G	H	I	Q																																										
L	L	L	X	X	X	X	X	X	H																																										
X	X	X	L	L	L	X	X	X	H																																										
X	X	X	X	X	X	L	L	L	H																																										
All other combinations									L																																										

Core Logic

**HDL Syntax**

Verilog ..... ONEx *inst\_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL ..... *inst\_name*: ONEx port map (Q, A, B, C, D, E, F, G, H, I);

**Pin Loading**

Pin Name	Equivalent Loads		
	ONE2	ONE4	ONE6
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1
G	1.0	1.0	2.1
H	1.0	1.0	2.1
I	1.0	1.0	2.1

## AMI5HG 0.5 micron CMOS Gate Array

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ONE2	7.0	TBD	13.3
ONE4	8.0	TBD	14.4
ONE6	14.0	TBD	22.4

a. See page 2-15 for power equation.

### Propagation Delays (ns)

Conditions: T<sub>J</sub> = 25°C, V<sub>DD</sub> = 5.0V, Typical Process

Cell	Number of Equivalent Loads		1	4	8	13	17 (max)
	ONE2	From: Any Input	t <sub>PLH</sub>	0.51	0.60	0.72	0.86
To: Q		t <sub>PHL</sub>	0.52	0.67	0.82	0.99	1.12
ONE4	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t <sub>PLH</sub>	0.52	0.63	0.73	0.83	0.94
ONE6	To: Q	t <sub>PHL</sub>	0.57	0.76	0.89	1.01	1.12
	Number of Equivalent Loads		1	14	28	42	56 (max)
ONE6	From: Any Input	t <sub>PLH</sub>	0.50	0.60	0.69	0.77	0.85
	To: Q	t <sub>PHL</sub>	0.53	0.72	0.85	0.98	1.09

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic