



OPA131 OPA2131 OPA4131

SBOS040A - NOVEMBER 1994 - REVISED DECEMBER 2002

General-Purpose FET-INPUT OPERATIONAL AMPLIFIERS

FEATURES

● FET INPUT: I_R = 50pA max

LOW OFFSET VOLTAGE: 750µV max
 WIDE SUPPLY RANGE: ±4.5V to ±18V

● SLEW RATE: 10V/µs

WIDE BANDWIDTH: 4MHz

• EXCELLENT CAPACITIVE LOAD DRIVE


SINGLE, DUAL, QUAD VERSIONS


DESCRIPTION


The OPA131 series of FET-input op amps provides high performance at low cost. Single, dual, and quad versions in industry-standard pinouts allow cost-effective design options.

The OPA131 series offers excellent general-purpose performance, including low offset voltage, drift, and good dynamic characteristics.


Single, dual, and quad versions are available in DIP and SO packages. Performance grades include commercial and industrial temperature ranges.







NC = No Connection





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS(1)

| Supply Voltage, V+ to V | 36V |
|-------------------------------------|----------------------------|
| Input Voltage | (V-) - 0.7V to (V+) + 0.7V |
| Output Short-Circuit ⁽²⁾ | Continuous |
| Operating Temperature | 55°C to +125°C |
| Storage Temperature | 55°C to +125°C |
| Junction Temperature | 150°C |
| Lead Temperature (soldering, 10s) | 300°C |

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Short-circuit to ground, one amplifier per package.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR ⁽¹⁾ | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|---------|--------------|--------------------------------------|-----------------------------------|--------------------|--------------------|------------------------------|
| Single | | | | | | |
| OPA131 | SO-8 | D | -40°C to +85°C | OPA131UJ | OPA131UJ | Rails, 100 |
| " | " | " | " | " | OPA131UJ/2K5 | Tape and Reel, 2500 |
| OPA131 | SO-8 | D | -40°C to +85°C | OPA131UA | OPA131UA | Rails, 100 |
| " | " | " | " | " | OPA131UA/2K5 | Tape and Reel, 2500 |
| OPA131 | SO-8 | D | -40°C to +85°C | OPA131U | OPA131U | Rails, 100 |
| " | " | II . | " | " | OPA131U/2K5 | Tape and Reel, 2500 |
| Dual | | | | | | |
| OPA2131 | SO-8 | D | -40°C to +85°C | OPA2131UJ | OPA2131UJ | Rails, 100 |
| " | " | " | " | " | OPA2131UJ/2K5 | Tape and Reel, 2500 |
| OPA2131 | SO-8 | D | -40°C to +85°C | OPA2131UA | OPA2131UA | Rails, 100 |
| " | " | n . | " | " | OPA2131UA/2K5 | Tape and Reel, 2500 |
| Quad | | | | | | |
| OPA4131 | DIP-14 | N | -40°C to +85°C | OPA4131PJ | OPA4131PJ | Rails, 25 |
| " | " | II . | " | OPA4131PA | OPA4131PA | Rails, 25 |
| OPA4131 | SOL-16 | DW | -40°C to +85°C | OPA4131UA | OPA4131UA | Rails, 48 |
| " | " | II . | " | " | OPA4131UA/1K | Tape and Reel, 1000 |
| OPA4131 | SOL-14 | D | -40°C to +85°C | OPA4131NJ | OPA4131NJ | Rails, 58 |
| " | " | " | " | OPA4131NA | OPA4131NA | Rails, 58 |

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.



ELECTRICAL CHARACTERISTICS

At T_A = +25°C, V_S = ± 15 V, and R_L = $2k\Omega$, unless otherwise noted.

| | | OPA | OPA131U OPA2131U A4131PA, U | IA | 0 | | | |
|--|--|----------------------|--|-------------------|----------|------------------|-----------|--|
| PARAMETER | CONDITION | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| OFFSET VOLTAGE Input Offset Voltage OPA131U model only vs Temperature ⁽¹⁾ | Operating Temperature Range | | ±0.2 ±0.2 ±2 | ±1 0.75 ±10 | | * | ±1.5 | mV mV μV/°C |
| vs Power Supply OPA131U model only | $V_S = \pm 4.5 V$ to $\pm 18 V$ | | 50 50 | 200 100 | | * | * | μV/V μV/V |
| INPUT BIAS CURRENT ⁽²⁾ Input Bias Current vs Temperature | V _{CM} = 0V | See Ty | +5 pical Chara | | | * * | * | pA |
| Input Offset Current | V _{CM} = 0V | | ±1 | ±50 | | * | * | pA |
| NOISE Input Voltage Noise Noise Density, f = 10Hz f = 100Hz f = 1kHz f = 10kHz Current Noise Density, f = 1kHz | | | 21 16 15 15 3 | | | * * * * | | nV/√Hz nV/√Hz nV/√Hz nV/√Hz fA/√Hz |
| INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection OPA131U model only | V _{CM} = -12V to +14V | (V–) + 3 70 80 | 80 86 | (V+) - 1 | * | * | * | V dB dB |
| INPUT IMPEDANCE Differential Common-Mode | V _{CM} = 0V | | 10 ¹⁰ 1 10 ¹² 3 | | | * | | $\Omega \parallel pF$ $\Omega \parallel pF$ |
| OPEN-LOOP GAIN Open-Loop Voltage Gain OPA131U model only | $V_0 = -12V \text{ to } +12V$ | 94 100 | 110 110 | | * | * | | dB dB |
| FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time 0.1% 0.01% Total Harmonic Distortion + Noise | $G = -1$, 10V Step, $C_L = 100$ pF $G = -1$, 10V Step, $C_L = 100$ pF 1kHz, $G = 1$, $V_O = 3.5$ Vrms | | 4 10 1.5 2 0.0008 | | | * * * * | | MHz V/μs μs μs % |
| OUTPUT Voltage Output, Positive Negative Short-Circuit Current | | | (V+) - 2.5 (V-) + 2.5 ±25 | | * | * * | | V V mA |
| POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier) | I _O = 0 | ±4.5 | ±15 ±1.5 | ±18 ±1.75 | * | * | * ±2 | V V mA |
| TEMPERATURE RANGE Operating Range Storage Thermal Resistance, $\theta_{\rm JA}$ | | –55 –55 | | +125 +125 | -55 * | | +125 * | °C °C |
| DIP-8 SO-8 DIP-14 SO-14, SOL-16 | | | 100 150 80 110 | | | * * * | | °C/W °C/W °C/W |


^{*} Specifications same as OPA131UA.


NOTES: (1) Ensured by wafer test. (2) High-speed test at T_J = 25°C.





TYPICAL CHARACTERISTICS


At $T_A = +25$ °C, $V_S = \pm 15$ V, and $R_L = 2k\Omega$, unless otherwise noted.


















TYPICAL CHARACTERISTICS (Cont.)


At T_A = +25°C, V_S = ±15V, and R_L = 2k Ω , unless otherwise noted.


















TYPICAL CHARACTERISTICS (Cont.)


At T_{CASE} = +25°C, V_{S} = ±15V, and R_{L} = 2k Ω , unless otherwise noted.













APPLICATIONS INFORMATION

The OPA131 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with 10nF ceramic capacitors or larger.

The OPA131 series op amps are free from unexpected output phase-reversal common with FET op amps. Many FET-input op amps exhibit phase-reversal of the output when the input common-mode voltage range is exceeded. This can occur in voltage-follower circuits, causing serious problems in control-loop applications. All circuitry is completely independent in dual and quad versions, assuring normal behavior when one amplifier in a package is overdriven or short-circuited.

OFFSET VOLTAGE TRIM

The OPA131 (single op amp version) provides offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not system offset or offset produced by the signal source.




FIGURE 1. OPA131 Offset Voltage Trim Circuit.

INPUT BIAS CURRENT

The input bias current is approximately 5pA at room temperature and increases with temperature as shown in the typical characteristic "Input Bias Current vs Temperature."

Input bias current also varies with common-mode voltage and power supply voltage. This variation is dependent on the voltage between the negative power supply and the common-mode input voltage. The effect is shown in the typical curve "Input Bias Current vs Common-Mode Voltage."







7-Dec-2019

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| OPA131U | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 131U | Samples |
| OPA131UA | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 131U A | Samples |
| OPA131UA/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 131U A | Samples |
| OPA131UJ | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 131UJ | Samples |
| OPA131UJ/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 131UJ | Samples |
| OPA2131UA | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 2131UA | Samples |
| OPA2131UA/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 2131UA | Samples |
| OPA2131UA/2K5G4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 2131UA | Samples |
| OPA2131UAE4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 2131UA | Samples |
| OPA2131UAG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -55 to 125 | OPA 2131UA | Samples |
| OPA2131UJ | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | | OPA 2131UJ | Samples |
| OPA2131UJ/2K5 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | | OPA 2131UJ | Samples |
| OPA4131NA | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | OPA4131NA | Samples |
| OPA4131NAG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | OPA4131NA | Samples |
| OPA4131NJ | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | OPA4131NJ | Samples |
| OPA4131PA | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | OPA4131PA | Samples |



PACKAGE OPTION ADDENDUM

7-Dec-2019

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| OPA4131PAG4 | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | OPA4131PA | Samples |
| OPA4131PJ | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | OPA4131PJ | Samples |
| OPA4131UA | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | OPA4131UA | Samples |
| OPA4131UA/1K | ACTIVE | SOIC | DW | 16 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | OPA4131UA | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

7-Dec-2019

| n no event shall TI's liabili | tv arising out of such information | exceed the total purchase | price of the TI part(s |) at issue in this document sold by | y TI to Customer on an annual basis. |
|-------------------------------|------------------------------------|---------------------------|------------------------|-------------------------------------|--------------------------------------|
| | | | | | |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Sep-2013

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| | All dimensions are nominal | | | | | | | | | | | | |
|---|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | OPA131UA/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| | OPA131UJ/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| | OPA2131UA/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| Ĺ | OPA2131UJ/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| I | OPA4131UA/1K | SOIC | DW | 16 | 1000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

www.ti.com 9-Sep-2013



*All dimensions are nominal

| 7 til dilliciololio die Hollindi | | | | | | | |
|----------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| OPA131UA/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| OPA131UJ/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| OPA2131UA/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| OPA2131UJ/2K5 | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| OPA4131UA/1K | SOIC | DW | 16 | 1000 | 367.0 | 367.0 | 38.0 |

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated