

## datasheet

PRELIMINARY SPECIFICATION

1/5" color CMOS UXGA (1600 x 1200) image sensor  
with OmniPixel3-HS™ technology

OV2680

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

**Copyright ©2014 OmniVision Technologies, Inc. All rights reserved.**

This document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample.

OmniVision Technologies, Inc. and all its affiliates disclaim all liability, including liability for infringement of any proprietary rights, relating to the use of information in this document. No license, expressed or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

The information contained in this document is considered proprietary to OmniVision Technologies, Inc. and all its affiliates. This information may be distributed to individuals or organizations authorized by OmniVision Technologies, Inc. to receive said information. Individuals and/or organizations are not allowed to re-distribute said information.

**Trademark Information**

OmniVision, the OmniVision logo, and VarioPixel are registered trademarks of OmniVision Technologies, Inc.  
OmniPixel3-HS is a trademark of OmniVision Technologies, Inc.

All other trademarks used herein are the property of their respective owners.

**color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology**

datasheet (CSP5)

PRELIMINARY SPECIFICATION

version 1.11

march 2014

To learn more about OmniVision Technologies, visit [www.ovt.com](http://www.ovt.com).

OmniVision Technologies is publicly traded on NASDAQ under the symbol OVTI.

## applications

- ultra books
- PC multimedia
- games
- mobile phones
- tablets

## ordering information

- **OV02680-H47A** (color, lead-free)  
47-pin CSP5

## features

- MIPI and D-PHY specification (contains one clock lane) with a maximum of 750 Mbps data transfer rate
- support for output formats: 10-bit RAW RGB
- programmable controls for frame rate, mirror and flip, cropping, and windowing
- low operating voltage and low power consumption for embedded portable applications
- supports global analog gain
- high sensitivity and low dark current for low-light conditions
- supports free-running clock and gated clock
- supports down-sampling and binning mode
- auto black level calibration
- defect correction capability
- supports horizontal and vertical subsampling

## key specifications (typical)

- **active array size:** 1616 x 1216
- **power supply:**
  - core:  $1.58V \pm 3\%$
  - analog:  $2.6 \sim 3.0V$
  - I/O:  $1.7 \sim 3.0V$
- **power requirements:**
  - active: 123 mW
  - XSHUTDN:  $< 1 \mu A$
- **temperature range:**
  - operating:  $-30^{\circ}C$  to  $85^{\circ}C$  junction temperature (see **table 6-2**)
  - stable image:  $0^{\circ}C$  to  $50^{\circ}C$  junction temperature (see **table 6-2**)
- **output formats:** 10-bit Raw RGB data
- **lens size:** 1/5"
- **lens chief ray angle:**  $28.5^{\circ}$  non-linear (see **figure 8-2**)
- **input clock frequency:** 6~27 MHz
- **max S/N ratio:** TBD
- **dynamic range:** TBD
- **maximum image transfer rate:** 30 fps
- **sensitivity:** TBD
- **scan mode:** progressive
- **maximum exposure interval:** 1 frame – 4 t<sub>ROW</sub>
- **pixel size:**  $1.75 \mu m \times 1.75 \mu m$
- **dark current:** TBD
- **image area:**  $2840 \mu m \times 2150 \mu m$
- **package dimensions:**  $4180 \mu m \times 3480 \mu m$

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## table of contents

|                                                           |            |
|-----------------------------------------------------------|------------|
| <b>1 signal descriptions</b>                              | <b>1-1</b> |
| <b>2 system level description</b>                         | <b>2-1</b> |
| 2.1 overview                                              | 2-1        |
| 2.2 architecture                                          | 2-1        |
| 2.3 video timing overview                                 | 2-4        |
| 2.4 pixel array addresses                                 | 2-5        |
| 2.5 mirror and flip                                       | 2-5        |
| 2.6 format and frame rate control                         | 2-6        |
| 2.7 integration time control (electronic shutter control) | 2-7        |
| 2.8 black level calibration                               | 2-7        |
| 2.9 PLL and clock generator                               | 2-7        |
| 2.10 MIPI interface                                       | 2-8        |
| <b>3 image sensor core digital functions</b>              | <b>3-1</b> |
| 3.1 serial camera control bus (SCCB)                      | 3-1        |
| 3.1.1 data transfer protocol                              | 3-1        |
| 3.1.2 message format                                      | 3-1        |
| 3.1.3 read / write operation                              | 3-1        |
| 3.2 exposure and gain control                             | 3-5        |
| 3.3 general purpose input and output (GPIO)               | 3-5        |
| 3.4 group write                                           | 3-6        |
| <b>4 image sensor processor digital functions</b>         | <b>4-1</b> |
| 4.1 ISP general controls                                  | 4-1        |
| 4.2 black level calibration (BLC)                         | 4-2        |
| 4.3 average algorithms                                    | 4-2        |
| 4.4 manual white balance (MWB)                            | 4-2        |
| 4.5 test pattern                                          | 4-3        |
| 4.5.1 color bar                                           | 4-3        |
| 4.5.2 square                                              | 4-4        |
| 4.5.3 random data                                         | 4-4        |
| 4.5.4 transparent effect                                  | 4-4        |
| 4.5.5 rolling bar effect                                  | 4-4        |

|                                                                       |            |
|-----------------------------------------------------------------------|------------|
| <b>5 register tables</b>                                              | <b>5-1</b> |
| 5.1 system control [0x0100, 0x0103, 0x3002 - 0x302B, 0x3030 - 0x3034] | 5-1        |
| 5.2 PLL control [0x3080 - 0x3088]                                     | 5-5        |
| 5.3 SCCB control [0x3100 - 0x3102, 0x3105 - 0x3106]                   | 5-6        |
| 5.4 group hold [0x3200 - 0x320B, 0x320D - 0x320F]                     | 5-6        |
| 5.5 AEC/AGC [0x3500 - 0x3505, 0x3509 - 0x350B, 0x3510 - 0x3513]       | 5-7        |
| 5.6 analog control [0x3600 - 0x362A]                                  | 5-9        |
| 5.7 sensor control [0x3700 - 0x373F]                                  | 5-9        |
| 5.8 PSRAM [0x3780 - 0x3798]                                           | 5-9        |
| 5.9 timing control [0x3800 - 0x3831, 0x383C - 0x383D]                 | 5-9        |
| 5.10 BLC [0x4000 - 0x4027, 0x4030 - 0x4037, 0x4040 - 0x4047]          | 5-13       |
| 5.11 frame control [0x4200 - 0x4203, 0x4207]                          | 5-16       |
| 5.12 format [0x4300 - 0x430F]                                         | 5-16       |
| 5.13 CADC sync [0x4500 - 0x4504]                                      | 5-17       |
| 5.14 VFIFO [0x4600 - 0x4604]                                          | 5-18       |
| 5.15 MIPI control [0x4800 - 0x483D, 0x484A - 0x484F]                  | 5-19       |
| 5.16 ISP [0x5000 - 0x5015]                                            | 5-26       |
| 5.17 pre-ISP [0x5080 - 0x5081, 0x5088 - 0x5091, 0x5096 - 0x50A5]      | 5-28       |
| 5.18 window [0x5700 - 0x570C]                                         | 5-30       |
| 5.19 DPC [0x5780 - 0x5794, 0x5797 - 0x579D]                           | 5-31       |
| 5.20 average [0x5900 - 0x5913]                                        | 5-32       |
| <b>6 operating specifications</b>                                     | <b>6-1</b> |
| 6.1 absolute maximum ratings                                          | 6-1        |
| 6.2 functional temperature                                            | 6-1        |
| 6.3 DC characteristics                                                | 6-2        |
| 6.4 timing characteristics                                            | 6-3        |
| 6.5 power up sequence                                                 | 6-3        |
| 6.6 hardware and software standby                                     | 6-3        |
| 6.7 power up and power down sequence                                  | 6-4        |
| 6.7.1 power up sequence                                               | 6-4        |
| 6.7.2 on-chip power up                                                | 6-4        |
| 6.8 power down sequence                                               | 6-7        |
| <b>7 mechanical specifications</b>                                    | <b>7-1</b> |
| 7.1 physical specifications                                           | 7-1        |
| 7.2 IR reflow specifications                                          | 7-2        |

|                                 |            |
|---------------------------------|------------|
| <b>8 optical specifications</b> | <b>8-1</b> |
| 8.1 sensor array center         | 8-1        |
| 8.2 lens chief ray angle (CRA)  | 8-2        |

Confidential for  
E-WELLY

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## list of figures

|            |                                                  |     |
|------------|--------------------------------------------------|-----|
| figure 1-1 | pin diagram                                      | 1-4 |
| figure 2-1 | OV2680 block diagram                             | 2-2 |
| figure 2-2 | OV2680 reference design schematic                | 2-3 |
| figure 2-3 | video timing overview                            | 2-4 |
| figure 2-4 | standard readout                                 | 2-5 |
| figure 2-5 | horizontally mirrored readout                    | 2-5 |
| figure 2-6 | vertically flipped readout                       | 2-5 |
| figure 2-7 | horizontally mirrored vertically flipped readout | 2-6 |
| figure 2-8 | PLL block diagram                                | 2-7 |
| figure 3-1 | message type                                     | 3-1 |
| figure 3-2 | SCCB single read from random location            | 3-2 |
| figure 3-3 | SCCB single read from current location           | 3-2 |
| figure 3-4 | SCCB sequential read from random location        | 3-2 |
| figure 3-5 | SCCB sequential read from current location       | 3-3 |
| figure 3-6 | SCCB single write to random location             | 3-3 |
| figure 3-7 | SCCB sequential write to random location         | 3-3 |
| figure 3-8 | SCCB interface timing                            | 3-4 |
| figure 4-1 | color bar test patterns                          | 4-3 |
| figure 4-2 | square test patterns                             | 4-4 |
| figure 4-3 | transparent effect                               | 4-4 |
| figure 4-4 | rolling bar effect                               | 4-4 |
| figure 6-1 | power up sequence                                | 6-5 |
| figure 6-2 | standby sequence                                 | 6-6 |
| figure 6-3 | power down sequence                              | 6-8 |
| figure 7-1 | package specifications                           | 7-1 |
| figure 7-2 | IR reflow ramp rate requirements                 | 7-2 |
| figure 8-1 | sensor array center                              | 8-1 |
| figure 8-2 | chief ray angle (CRA)                            | 8-2 |

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## list of tables

|            |                                            |      |
|------------|--------------------------------------------|------|
| table 1-1  | signal descriptions                        | 1-1  |
| table 1-2  | pin configuration under various conditions | 1-3  |
| table 1-3  | pad symbol and equivalent circuit          | 1-4  |
| table 2-1  | image orientation control registers        | 2-6  |
| table 2-2  | supported resolution and frame rate        | 2-6  |
| table 2-3  | integration time registers                 | 2-7  |
| table 2-4  | PLL registers                              | 2-8  |
| table 3-1  | SCCB interface timing specifications       | 3-4  |
| table 3-2  | exposure and gain control functions        | 3-5  |
| table 3-3  | GPIO and sensor working modes              | 3-5  |
| table 3-4  | GPIO control functions                     | 3-5  |
| table 3-5  | group hold control                         | 3-6  |
| table 4-1  | ISP top registers                          | 4-1  |
| table 4-2  | BLC control functions                      | 4-2  |
| table 4-3  | AVG output information                     | 4-2  |
| table 4-4  | MWB control registers                      | 4-2  |
| table 4-5  | general color bar selection control        | 4-5  |
| table 5-1  | system control registers                   | 5-1  |
| table 5-2  | PLL control registers                      | 5-5  |
| table 5-3  | SCCB control registers                     | 5-6  |
| table 5-4  | group hold registers                       | 5-6  |
| table 5-5  | AEC/AGC registers                          | 5-7  |
| table 5-6  | analog control registers                   | 5-9  |
| table 5-7  | sensor control registers                   | 5-9  |
| table 5-8  | PSRAM registers                            | 5-9  |
| table 5-9  | timing control registers                   | 5-9  |
| table 5-10 | BLC registers                              | 5-13 |
| table 5-11 | frame control registers                    | 5-16 |
| table 5-12 | format registers                           | 5-16 |
| table 5-13 | CADC sync registers                        | 5-17 |
| table 5-14 | VFIFO registers                            | 5-18 |
| table 5-15 | MIPI control registers                     | 5-19 |

|                                                                                        |      |
|----------------------------------------------------------------------------------------|------|
| table 5-16 ISP registers                                                               | 5-26 |
| table 5-17 pre-ISP registers                                                           | 5-28 |
| table 5-18 window registers                                                            | 5-30 |
| table 5-19 DPC registers                                                               | 5-31 |
| table 5-20 average registers                                                           | 5-32 |
| table 6-1 absolute maximum ratings                                                     | 6-1  |
| table 6-2 functional temperature                                                       | 6-1  |
| table 6-3 DC characteristics ( $30^{\circ}\text{C} < \text{TJ} < 85^{\circ}\text{C}$ ) | 6-2  |
| table 6-4 timing characteristics                                                       | 6-3  |
| table 6-5 power up sequence timing constraints power up                                | 6-4  |
| table 6-6 power down sequence timing constraints                                       | 6-7  |
| table 7-1 package dimensions                                                           | 7-1  |
| table 7-2 reflow conditions                                                            | 7-2  |
| table 8-1 CRA versus image height plot                                                 | 8-2  |

# 1 signal descriptions

**table 1-1** lists the signal descriptions and their corresponding pin numbers for the OV2680 image sensor. The package information is shown in **section 7**.

**table 1-1** signal descriptions (1 of 2)

| pin number | signal name    | pin type | description                                                                      |
|------------|----------------|----------|----------------------------------------------------------------------------------|
| A1         | NC             | –        | no connect                                                                       |
| A2         | AVDD           | power    | analog power                                                                     |
| A3         | DOVDD          | power    | I/O power                                                                        |
| A4         | <b>GPIO</b>    | I/O      | general purpose I/O                                                              |
| A5         | <b>VSYNC</b>   | I/O      | video output vertical signal                                                     |
| A6         | <b>XSHUTDN</b> | input    | reset and power down (active low with internal pull down resistor)               |
| A7         | DVDD           | power    | digital circuit power                                                            |
| A8         | NC             | –        | no connect                                                                       |
| B1         | DOGND          | ground   | I/O ground                                                                       |
| B2         | DOGND          | power    | I/O ground                                                                       |
| B3         | DVDD           | power    | digital circuit power                                                            |
| B4         | DOGND          | ground   | I/O ground                                                                       |
| B5         | DVDD           | power    | digital circuit power                                                            |
| B6         | <b>FSIN</b>    | I/O      | frame sync input                                                                 |
| B7         | DOVDD          | power    | I/O power                                                                        |
| B8         | AGND           | ground   | analog ground                                                                    |
| C1         | DVDD           | power    | digital circuit power                                                            |
| C2         | AGND           | ground   | analog ground                                                                    |
| C3         | <b>SIOD</b>    | I/O      | SCCB interface data                                                              |
| C4         | <b>SIOC</b>    | input    | SCCB interface input clock                                                       |
| C5         | <b>SID</b>     | input    | SCCB last bit ID input<br>0: SCCB ID address = 0x6C<br>1: SCCB ID address = 0x20 |
| C6         | DOGND          | ground   | I/O ground                                                                       |
| C7         | DOGND          | ground   | I/O ground                                                                       |
| C8         | AVDD           | power    | analog power                                                                     |

**table 1-1** signal descriptions (2 of 2)

| pin number | signal name  | pin type  | description                        |
|------------|--------------|-----------|------------------------------------|
| D1         | <b>XVCLK</b> | input     | system clock input                 |
| D2         | EGND         | ground    | MIPI ground                        |
| D3         | EVDD         | power     | MIPI power                         |
| D4         | <b>MCN</b>   | I/O       | MIPI TX clock lane negative output |
| D5         | DOVDD        | power     | I/O power                          |
| D6         | DOVDD        | power     | I/O power                          |
| D7         | NVDD         | reference | analog reference                   |
| D8         | HVDD         | reference | analog reference                   |
| E1         | DOGND        | ground    | I/O ground                         |
| E2         | <b>MDNO</b>  | I/O       | MIPI TX data lane negative output  |
| E3         | EGND         | ground    | MIPI ground                        |
| E4         | <b>MCP</b>   | I/O       | MIPI TX clock lane positive output |
| E5         | DOGND        | ground    | I/O ground                         |
| E6         | DOVDD        | power     | I/O power                          |
| E7         | DOGND        | ground    | I/O ground                         |
| E8         | AGND         | ground    | analog ground                      |
| F1         | DVDD         | power     | digital circuit power              |
| F2         | <b>MDP0</b>  | I/O       | MIPI TX data lane positive output  |
| F3         | EVDD         | power     | MIPI power                         |
| F5         | PVDD         | power     | PLL analog power                   |
| F6         | DVDD         | power     | digital circuit power              |
| F7         | AVDD         | power     | analog power                       |
| F8         | NC           | —         | no connect                         |

Confidential  
E-WELL

**table 1-2** pin configuration under various conditions

| pin number | signal name | XSHUTDN <sup>a</sup> | after XSHUTDN release <sup>b</sup> | software standby <sup>c</sup>      |
|------------|-------------|----------------------|------------------------------------|------------------------------------|
| <b>A4</b>  | GPIO        | high-z               | input by default<br>(configurable) | input by default<br>(configurable) |
| <b>A5</b>  | VSYNC       | high-z               | input by default<br>(configurable) | input by default<br>(configurable) |
| <b>A6</b>  | XSHUTDN     | input                | input                              | input                              |
| <b>B6</b>  | FSIN        | high-z               | input by default<br>(configurable) | input by default<br>(configurable) |
| <b>C3</b>  | SIOD        | high-z               | input                              | input                              |
| <b>C4</b>  | SIOC        | high-z               | input                              | input                              |
| <b>C5</b>  | SID         | high-z               | input by default<br>(configurable) | input by default<br>(configurable) |
| <b>D1</b>  | XVCLK       | input                | input                              | input                              |
| <b>D4</b>  | MCN         | high-z               | zero                               | high by default<br>(configurable)  |
| <b>E2</b>  | MDN0        | high-z               | zero                               | high by default<br>(configurable)  |
| <b>E4</b>  | MCP         | high-z               | zero                               | high by default<br>(configurable)  |
| <b>F2</b>  | MDP0        | high-z               | zero                               | high by default<br>(configurable)  |

- a. XSHUTDN = 0
- b. XSHUTDN from 0 to 1
- c. sensor set to sleep from streaming mode

figure 1-1 pin diagram




table 1-3 pad symbol and equivalent circuit (1 of 2)

| symbol                  | equivalent circuit |
|-------------------------|--------------------|
| AVDD, DOVDD, DVDD, PVDD |                    |
| XSHUTDN                 |                    |
| NVDD                    |                    |
| HVDD                    |                    |

**table 1-3** pad symbol and equivalent circuit (2 of 2)

| symbol               | equivalent circuit |
|----------------------|--------------------|
| XVCLK                |                    |
| SIOD                 |                    |
| SIOC                 |                    |
| GPIO, FSIN, VSYNC    |                    |
| MCN, MCP, MDNO, MDP0 |                    |
| SID                  |                    |

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## 2 system level description

### 2.1 overview

The OV2680 color sensor is a low voltage, high performance 1/5 inch UXGA (2 megapixel) CMOS image sensor that provides the full functionality of a single-chip UXGA (1600 x 1200) camera in a small footprint package. It provides full-frame, sub-sampled, or windowed 10-bit images in various formats via the control of the Serial Camera Control Bus (SCCB) interface.


The OV2680 has an image array capable of operating at up to 30 frames per second (fps) in UXGA resolution with complete user control over image quality, formatting and output data transfer. All required image processing functions including exposure control and defective pixel canceling are programmable through the SCCB interface. In addition, OmniVision image sensors use proprietary sensor technology to improve image quality by reducing or eliminating common lighting/electrical sources of image contamination, such as fixed pattern noise, smearing, etc., to produce a clean, fully stable, color image. The OV2680 has a single lane MIPI interface.

### 2.2 architecture

The OV2680 sensor core generates streaming pixel data at a constant frame rate to a pixel clock of 66 MHz. [figure 2-1](#) shows the functional block diagram of the OV2680 image sensor.

The timing generator outputs clocks to access the rows of the imaging array, precharging and sampling the rows of the array sequentially. In the time between precharging and sampling a row, the charge in the pixels decrease with exposure to incident light. This is the exposure time in rolling shutter architecture.


The exposure time is controlled by adjusting the time interval between precharging and sampling. After the data of the pixels in the row has been sampled, it is processed through an analog circuitry to correct the offset and multiply the data with corresponding gain. Following analog processing is the ADC which outputs a 10-bit data for each pixel in the array.

**figure 2-1** OV2680 block diagram

2680\_DS\_2.1

Confidential  
E-WELLY

**figure 2-2** OV2680 reference design schematic



**note 1** XSHUTDOWN (XSHUTDN) should be connected to DOVDD outside of module if unused.

**note 2** for other pins, such as VSYNC, FSIN, if unused, can be left floating.

**note 3** AVDD is 2.8V of sensor analog power (clean).

**note 4** DOVDD is 1.8/2.8V of sensor digital IO power (clean). 1.8V is recommended.

**note 5** DVDD is 1.58V of sensor digital power.

**note 6** sensor AGND and DGND should be separated and connected to a single point outside PCB (do not connect inside the module).

**note 7** capacitors should be close to their related sensor pins.

**note 8** If more space is available, use 1μF-0201 capacitor between DVDD and DGND.

**note 9** traces of MCP, MCN, MDPx, and MDNx should have the same or similar length.  
differential impedance of the clock pair and data pair transmission line should be controlled at 100 Ohm.

**note 10** SID pin should be pulled low for device address 0x6C and pulled high for device address 0x20.

**note 11** all NC pins can be left floating or connected to GND if needed.

2680\_CSP5\_DS\_2\_2


## 2.3 video timing overview

The sensor supports the following video timing functions.

- programmable image size
- image readout order modes – horizontal mirror and vertical flip
- variable line length and frame length

A host system can configure and control the OV2680 video timing through video timing register. For details of register control, please refer to the Register Description chapter (see [section 5](#)).

**figure 2-3** video timing overview




## 2.4 pixel array addresses

The addressable pixel array of the OV2680 sensor is 1616 x 1216. The addressed region of the pixel array is controlled by the horizontal\_start, vertical\_start, horizontal\_end and vertical\_end registers. The start and end addresses are limited to even and odd numbers, respectively, to ensure that there is always an even number of pixels read out in x and y.


## 2.5 mirror and flip

The OV2680 provides mirror and flip readout modes, which respectively reverse the sensor data readout order horizontally and vertically (see [figure 2-4](#)).


[figure 2-4](#) standard readout




[figure 2-5](#) horizontally mirrored readout



[figure 2-6](#) vertically flipped readout



**figure 2-7** horizontally mirrored vertically flipped readout**table 2-1** image orientation control registers

| address | register name | default value | R/W | description                                                   |
|---------|---------------|---------------|-----|---------------------------------------------------------------|
| 0x3820  | FORMAT1       | 0x00          | RW  | Bit[2]: Flip ON/OFF select<br>0: Flip OFF<br>1: Flip ON       |
| 0x3821  | FORMAT2       | 0x00          | RW  | Bit[2]: Mirror ON/OFF select<br>0: Mirror OFF<br>1: Mirror ON |

## 2.6 format and frame rate control

The OV2680 supports frame rate control by variable line length and frame length control. It supports up to 30 frames per second in UXGA resolution. The OV2680 supports 10-bit RAW through a one-lane MIPI interface.

**table 2-2** supported resolution and frame rate

| format       | resolution | max frame rate | methodology                 | MIPI total bit rate |
|--------------|------------|----------------|-----------------------------|---------------------|
| UXGA         | 1600x1200  | 30 fps         | full resolution             | 1-lane @ 660Mbps    |
| 1600 HD+     | 1600x900   | 30 fps         | full resolution (16:9) crop | 1-lane @ 660Mbps    |
| SXGA         | 1280x960   | 30 fps         | cropped 4:3                 | 1-lane @ 660Mbps    |
| 720p         | 1280x720   | 60 fps         | cropped 16:9                | 1-lane @ 660Mbps    |
| quarter size | 800x600    | 60 fps         | 2x2 binning/skip            | 1-lane @ 660Mbps    |
| VGA          | 640x480    | 60 fps         | crop + 2x2 binning/skip     | 1-lane @ 660Mbps    |

## 2.7 integration time control (electronic shutter control)

Throughout one image, all pixels of the OV2680 integrate light for exactly the same amount of time. This amount of time, the 'integration time', is defined using integer control parameters, `integration_time_line`. The `integration_time_line` parameter sets the number of complete sensor line periods of integration time.

**table 2-3** integration time registers

| address            | register name         | default value | R/W | description                                      |
|--------------------|-----------------------|---------------|-----|--------------------------------------------------|
| 0x3500~0x3502[7:4] | INTEGRATION TIME LINE | 0x0020        | RW  | 'Coarse' Integration Time in Unit of Line Period |


## 2.8 black level calibration

The black level calibration can be applied before data is output. The black level calibration block subtracts the average signal level of optical black pixels to compensate for the dark current in the pixel output. The host can disable black level calibration.

## 2.9 PLL and clock generator

The OV2680 contains phase locked loop (PLL) blocks, which generate all the necessary internal clocks from the external clock input pad. **figure 2-8** shows the OV2680 PLL block diagram.

**figure 2-8** PLL block diagram



**table 2-4** PLL registers

| address | register name   | default value | R/W | description               |
|---------|-----------------|---------------|-----|---------------------------|
| 0x3080  | PLL PREDIV      | 0x02          | RW  | Bit[2:0]: Pre_div         |
| 0x3081  | PLL MULTIPLIER  | 0x00          | RW  | Bit[0]: Multiplier[8]     |
| 0x3082  | PLL MULTIPLIER  | 0x37          | RW  | Bit[7:0]: Multiplier[7:0] |
| 0x3083  | PLL MIPI DIV    | 0x01          | RW  | Bit[1:0]: MIPI_div        |
| 0x3084  | PLL SYS CLK DIV | 0x09          | RW  | Bit[3:0]: Sys_div         |
| 0x3085  | PLL DAC DIV     | 0x04          | RW  | Bit[3:0]: DAC_div         |
| 0x3086  | PLL SP DIV      | 0x00          | RW  | Bit[3:0]: SP_div          |
| 0x3087  | PLL LANE DIV    | 0x00          | RW  | Bit[1:0]: Lane_div        |
| 0x3088  | PLL CTRL        | 0x01          | RW  | Bit[4]: Pre_div0          |

## 2.10 MIPI interface

The OV2680 supports a MIPI interface with a data transfer rate of up to 750Mbps. The OV2680 MIPI interface provides a single uni-directional clock lane and one uni-directional data lane to communicate to components in a mobile device. The data lane has full support for high speed (HS) data transfer mode. Contact your local OmniVision FAE for more details.

## 3 image sensor core digital functions

### 3.1 serial camera control bus (SCCB)

The host can access the registers through the SCCB interface to control the OV2680.

#### 3.1.1 data transfer protocol


The data transfer of the OV2680 follows the SCCB protocol.

#### 3.1.2 message format

The OV2680 supports the message format shown in [figure 3-1](#). The 8-bit address of the OV2680 is 0x20 when SID pin is set to 1 or 0x6C when SID pin is set to 0. The repeated START (Sr) condition is not shown in [figure 3-2](#), but is shown in [figure 3-3](#) and [figure 3-4](#).

**figure 3-1** message type

message type: 16-bit index, 8-bit data, and 8-bit slave address



from slave to master

S START condition

A acknowledge

from master to slave

P STOP condition

\bar{A} negative acknowledge

direction depends on operation

Sr repeated START condition

2680\_DS\_3\_1

#### 3.1.3 read / write operation

The OV2680 supports four different read operations and two different write operations:


- a single read from random locations
- a sequential read from random locations
- a single read from current location
- a sequential read from current location
- single write to random locations
- sequential write starting from random location

The index in the sensor automatically increases by one after each read/write operation.

In a single read from random locations, the master does a dummy write operation to desired index, issues a repeated start condition and then addresses the camera again with a read operation. After acknowledging its slave address, the


camera starts to output data onto the SIOD line as shown in [figure 3-2](#). The master terminates the read operation by setting a negative acknowledge and stop condition.

[figure 3-2](#)      SCCB single read from random location




If the host addresses the camera with read operation directly without the dummy write operation, the camera responds by setting the data from last used index to the SIOD line as shown in [figure 3-3](#). The master terminates the read operation by setting a negative acknowledge and stop condition.

[figure 3-3](#)      SCCB single read from current location




The sequential read from a random location is illustrated in [figure 3-4](#). The master does a dummy write to the desired index, issues a repeated start condition after acknowledge from slave and addresses the slave again with read operation. If a master issues an acknowledge after receiving data, it acts as a signal to the slave that the read operation shall continue from the next index. When master has read the last data byte, it issues a negative acknowledge and stop condition.

[figure 3-4](#)      SCCB sequential read from random location




The sequential read from current location is similar to a sequential read from a random location. The only exception is that there is no dummy write operation, as shown in [figure 3-5](#). The master terminates the read operation by setting a negative acknowledge and stop condition.

**figure 3-5**      SCCB sequential read from current location




The write operation to a random location is illustrated in [figure 3-6](#). The master issues a write operation to the slave, sets the index and data correspondingly after the slave has acknowledged. The write operation is terminated with a stop condition from the master.


**figure 3-6**      SCCB single write to random location



The sequential write is illustrated in [figure 3-7](#). The slave automatically increments the index after each data byte. The sequential write operation is terminated with stop condition from the master.

**figure 3-7**      SCCB sequential write to random location



**figure 3-8** SCCB interface timing**table 3-1** SCCB interface timing specifications<sup>ab</sup>

| symbol       | parameter                      | min  | typ | max | unit    |
|--------------|--------------------------------|------|-----|-----|---------|
| $f_{SIOC}$   | clock frequency                |      |     | 400 | kHz     |
| $t_{LOW}$    | clock low period               | 1.3  |     |     | $\mu s$ |
| $t_{HIGH}$   | clock high period              | 0.6  |     |     | $\mu s$ |
| $t_{AA}$     | SIOC low to data out valid     | 0.1  | 0.9 |     | $\mu s$ |
| $t_{BUF}$    | bus free time before new start | 1.3  |     |     | $\mu s$ |
| $t_{HD:STA}$ | start condition hold time      | 0.6  |     |     | $\mu s$ |
| $t_{SU:STA}$ | start condition setup time     | 0.6  |     |     | $\mu s$ |
| $t_{HD:DAT}$ | data in hold time              | 0    |     |     | $\mu s$ |
| $t_{SU:DAT}$ | data in setup time             | 0.1  |     |     | $\mu s$ |
| $t_{SU:STO}$ | stop condition setup time      | 0.6  |     |     | $\mu s$ |
| $t_R, t_F$   | SCCB rise/fall times           |      |     | 0.3 | $\mu s$ |
| $t_{DH}$     | data out hold time             | 0.05 |     |     | $\mu s$ |

a. SCCB timing is based on 400kHz mode

b. timing measurement shown at the beginning of the rising edge and/or of the falling edge signifies 30%, timing measurement shown in the middle of the rising/falling edge signifies 50%, timing measurement shown at the beginning of the rising edge and/or of the falling edge signifies 70%

## 3.2 exposure and gain control

In the OV2680, the exposure time and gain are set manually from an external controller. The OV2680 supports manual gain and exposure control only for normal applications, no auto mode.

**table 3-2** exposure and gain control functions

| function                                      | registers     | description                                                                                                                               |
|-----------------------------------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| manual exposure control<br>(integration time) | 0x3500~0x3502 | manual exposure control[15:12] = 0x3500[3:0]<br>manual exposure control[11:4] = 0x3501[7:0]<br>manual exposure control[3:0] = 0x3502[7:4] |
| manual gain control                           | 0x350A~0x350B | manual gain control[10:8] = 0x350A[2:0]<br>manual gain control[7:0] = 0x350B[7:0]                                                         |

## 3.3 general purpose input and output (GPIO)

The OV2680 has one general purpose I/O pin (GPIO) that can be configured to output logic high, output logic low, or high impedance (input mode) by writing to a register via SCCB. The default condition after initial power up is input mode.

**table 3-3** GPIO and sensor working modes

| working mode                          | GPIO                         |
|---------------------------------------|------------------------------|
| power OFF                             | high-z                       |
| power down (XSHUTDN = 0)              | high-z                       |
| sleep (software standby, XSHUTDN = 1) | programmable (default input) |
| streaming                             | programmable                 |

**table 3-4** GPIO control functions

| function             | register | description                                                                            |
|----------------------|----------|----------------------------------------------------------------------------------------|
| input/output control | 0x3002   | Bit[2]: Input/output control for GPIO<br>0: Input<br>1: Output                         |
| output logic level   | 0x300D   | Bit[2]: Output value for GPIO                                                          |
| output select        | 0x3010   | Bit[2]: Select general GPIO value through GPIO<br>0: HREF<br>1: Programmed logic level |

### 3.4 group write

Group write is supported in order to update a group of registers at the same time. These registers are guaranteed to be written prior to the internal latch at the frame boundary (0x31xx registers will not support group write).

The OV2680 supports up to two groups. These groups share 128 bytes of memory and the size of each group is programmable by adjusting the start address.

**table 3-5** group hold control

| address | register name  | default value | R/W | description                                                                                                                                                                                                                                                                                                                      |
|---------|----------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3208  | GROUP ACCESS   | 0x00          | RW  | Group Access<br>Bit[7:4]: group_ctrl<br>0000: Group hold start<br>0001: Group hold end<br>1010: Group delay launch<br>1110: Group quick launch<br>Others: Debug mode<br>Bit[3:0]: group_ctrl<br>0000: Group bank 0, default start from address 0x00<br>0001: Group bank 1, default start from address 0x00<br>Others: Debug mode |
| 0x3209  | GRP0_PERIOD    | 0x00          | RW  | Frames for Staying in First Group (must be group 0)<br>0 means always stay in first group                                                                                                                                                                                                                                        |
| 0x320A  | GRP1_PERIOD    | 0x00          | RW  | Frames for Staying in Second Group<br>0 means always stay in second group                                                                                                                                                                                                                                                        |
| 0x320B  | GRP_SWCTRL     | 0x01          | RW  | Bit[7]: Auto switch<br>Bit[3]: group_switch_repeat_en<br>Enable the first group (group 0) and second group repeatable switch<br>Bit[2]: context_en<br>Enable to switch from second group back to first group (group 0) automatically<br>Bit[1:0]: Second group selection                                                         |
| 0x320D  | GRP_ACT        | -             | R   | Indicates Which Group is Active                                                                                                                                                                                                                                                                                                  |
| 0x320E  | FRAME_CNT_GRP0 | -             | R   | frame_cnt_grp0                                                                                                                                                                                                                                                                                                                   |
| 0x320F  | FRAME_CNT_GRP1 | -             | R   | frame_cnt_grp1                                                                                                                                                                                                                                                                                                                   |

## 4 image sensor processor digital functions

### 4.1 ISP general controls

The ISP module provides image processor functions, creating the necessary control signals.

**table 4-1** ISP top registers

| address | register name | default value | R/W | description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|---------|---------------|---------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x5000  | ISP CTRL00    | 0x1F          | RW  | <p>Bit[7]: Not used</p> <p>Bit[6]: awb_gain_en<br/>AWB gain function enable signal<br/>0: Disable<br/>1: Enable</p> <p>Bit[5]: lcd_en<br/>LCD function enable signal<br/>0: Disable<br/>1: Enable</p> <p>Bit[4]: avg_en<br/>Average function enable signal<br/>0: Disable<br/>1: Enable</p> <p>Bit[3]: dgc_en<br/>Digital gain compensation enable<br/>0: Disable<br/>1: Enable</p> <p>Bit[2]: bc_en<br/>Black pixel cancellation function enable signal<br/>0: Disable<br/>1: Enable</p> <p>Bit[1]: wc_en<br/>White pixel cancellation function enable signal<br/>0: Disable<br/>1: Enable</p> <p>Bit[0]: blc_en<br/>BLC function enable signal<br/>0: Disable<br/>1: Enable</p> |
| 0x5003  | ISP CTRL03    | 0x00          | RW  | Bit[7:0]: bias_man                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |

## 4.2 black level calibration (BLC)

The OV2680 black level calibration function compensates for dark current to ensure constant output of black level regardless of changes in exposure time, gain, and temperature.

**table 4-2** BLC control functions

| function                    | register        | description                                               |
|-----------------------------|-----------------|-----------------------------------------------------------|
| auto/manual mode            | 0x4001          | Bit[4]: BLC manual mode<br>0: Auto mode<br>1: Manual mode |
| target                      | 0x4002 ~ 0x4003 | Black target to be achieved {0x4002[1:0], 0x4003[7:0]}    |
| blacklevel B manual offset  | 0x4030 ~ 0x4031 | BLCBMOFFs[10:0] = {0x4030[2:0], 0x4031[7:0]}              |
| blacklevel Gb manual offset | 0x4032 ~ 0x4033 | BLCGBMOFFs[10:0] = {0x4032[2:0], 0x4033[7:0]}             |
| blacklevel Gr manual offset | 0x4034 ~ 0x4035 | BLCGRMOFFs[10:0] = {0x4034[2:0], 0x4035[7:0]}             |
| blacklevel R manual offset  | 0x4036 ~ 0x4037 | BLCRMOFFs[10:0] = {0x4036[2:0], 0x4037[7:0]}              |

## 4.3 average algorithms

The OV2680 average module uses raw data as input data for calculation. Based on the start address and the horizontal and vertical window size, the selected area will be used as 16 zones to calculate the average value of the image.

**table 4-3** AVG output information

| function | register | description            |
|----------|----------|------------------------|
| average  | 0x5913   | Bit[7:0]: average[7:0] |

## 4.4 manual white balance (MWB)

The OV2680 MWB function provides digital gain for R, G, and B channels. Each channel gain is 12-bit. 0x400 is 1x gain.

**table 4-4** MWB control registers (1 of 2)

| address | register name | default value | R/W | description                  |
|---------|---------------|---------------|-----|------------------------------|
| 0x5004  | MWB RED GAIN  | 0x04          | RW  | Bit[3:0]: AWB red gain[11:8] |
| 0x5005  | MWB RED GAIN  | 0x00          | RW  | Bit[7:0]: AWB red gain[7:0]  |

**table 4-4 MWB control registers (2 of 2)**

| address | register name | default value | R/W | description                    |
|---------|---------------|---------------|-----|--------------------------------|
| 0x5006  | MWB GRN GAIN  | 0x04          | RW  | Bit[3:0]: AWB green gain[11:8] |
| 0x5007  | MWB GRN GAIN  | 0x00          | RW  | Bit[7:0]: AWB green gain[7:0]  |
| 0x5008  | MWB BLU GAIN  | 0x04          | RW  | Bit[3:0]: AWB blue gain[11:8]  |
| 0x5009  | MWB BLU GAIN  | 0x00          | RW  | Bit[7:0]: AWB blue gain[7:0]   |

## 4.5 test pattern

For testing purposes, the OV2680 offers three types of test patterns: color bar, square, and random data.

Also, the OV2680 offers two effects: transparent effect and rolling bar effect.

The output type of test pattern is controlled by the test\_pattern\_type register (0x5080[1:0]).

### 4.5.1 color bar


There are four types of color bars (see **figure 4-1**), which can be switched using the bar\_style register (0x5080[3:2]).

**figure 4-1 color bar test patterns**

#### 4.5.2 square

There are two types of square patterns (see [figure 4-2](#)): color square and black-white square. The square\_mode register (0x5080[4]) determines which type of square pattern will be output. This works only when register 0x5080[1:0] = 2'b10.

[figure 4-2](#) square test patterns



#### 4.5.3 random data

There are two types of random data test pattern: frame-changing and frame-fixed random data. The output type of random data is determined by the same\_seed\_en register (0x5081[4]). The random seed is set by the seed register (0x5081[3:0]).

#### 4.5.4 transparent effect

The transparent effect is enabled by the transparent\_en register (0x5080[5]). If this register is set, the transparent test pattern will be output. [figure 4-3](#) shows an example of a transparent color bar image.


[figure 4-3](#) transparent effect



#### 4.5.5 rolling bar effect

The rolling bar is set by the rolling\_bar\_en register (0x5080[6]). If this register bit is set, an inverted-color rolling bar will roll from top to bottom of the color bar pattern. [figure 4-4](#) shows an example of a rolling bar on a color bar image.

[figure 4-4](#) rolling bar effect



**table 4-5** general color bar selection control

| address | register name  | default value | R/W | description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------|----------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x5080  | PRE ISP CTRL00 | 0x00          | RW  | <p>Bit[7]: test_en<br/>Test enable<br/>0: Disable test function<br/>1: Enable test function</p> <p>Bit[6]: rolling_bar_en<br/>0: Disable rolling bar function<br/>1: Enable rolling bar function</p> <p>Bit[5]: transparent_en<br/>0: Disable transparent effect function<br/>1: Enable transparent effect function</p> <p>Bit[4]: square_mode<br/>0: Color square<br/>1: Black-white square</p> <p>Bit[3:2]: color_bar_style<br/>00: Standard color bar<br/>01: Top-bottom darker color bar<br/>10: Right-left darker color bar<br/>11: Bottom-top darker color bar</p> <p>Bit[1:0]: test_mode<br/>00: Color bar<br/>01: Random data<br/>10: Square<br/>11: Black image</p> |
| 0x5081  | PRE ISP CTRL01 | 0x41          | RW  | <p>Bit[4]: same_seed_en<br/>When this bit is set, the seed used to generate the random data is the same as what is set in the seed register</p> <p>Bit[3:0]: seed<br/>This is the seed used in generating the random data</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                |

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## 5 register tables

The following tables provide descriptions of the device control registers contained in the OV2680. For all register enable/disable bits, enable = 1 and DISABLE = 0. The 8-bit device slave address is 0x20 when SID pin is set to 1 or 0x6C when SID pin is set to 0.

### 5.1 system control [0x0100, 0x0103, 0x3002 - 0x302B, 0x3030 - 0x3034]

**table 5-1** system control registers (1 of 4)

| address       | register name | default value | R/W | description                                                                             |
|---------------|---------------|---------------|-----|-----------------------------------------------------------------------------------------|
| 0x0100        | STREAM CTRL   | 0x00          | RW  | Bit[7:1]: Not used<br>Bit[0]: Mode select<br>0: software_standby<br>1: Streaming        |
| 0x0103        | SOFT RESET    | -             | W   | Bit[7:1]: Not used<br>Bit[0]: software_reset                                            |
| 0x3002        | PAD OEN       | 0x6C          | RW  | Bit[3]: Reserved<br>Bit[2]: io_gpio0_oen<br>Bit[1]: io_vsync_oen<br>Bit[0]: io_fsin_oen |
| 0x3003~0x3009 | RSVD          | -             | -   | Reserved                                                                                |
| 0x300A        | CHIP ID       | 0x26          | R   | Bit[7:0]: chip_id[23:16]                                                                |
| 0x300B        | CHIP ID       | 0x80          | R   | Bit[7:0]: chip_id[15:8]                                                                 |
| 0x300C        | CHIP ID       | 0x00          | R   | Bit[7:0]: chip_id[7:0]                                                                  |
| 0x300D        | PAD OUT2      | 0x00          | RW  | Bit[3]: Reserved<br>Bit[2]: io_gpio0_o<br>Bit[1]: io_vsync_o<br>Bit[0]: io_fsin_o       |
| 0x300E~0x300F | RSVD          | -             | -   | Reserved                                                                                |
| 0x3010        | PAD SEL2      | 0x00          | RW  | Bit[3]: Reserved<br>Bit[2]: io_gpio0_sel<br>Bit[1]: io_vsync_sel<br>Bit[0]: io_fsin_sel |
| 0x3011        | PAD           | 0x02          | RW  | Bit[7]: pd_ana<br>Bit[6]: pd_pwc<br>Bit[5:3]: Not used<br>Bit[1:0]: ip2x3v[3:0]         |
| 0x3012~0x3015 | RSVD          | -             | -   | Reserved                                                                                |

**table 5-1** system control registers (2 of 4)

| address | register name | default value | R/W | description                                                                                                                                                                                                                                                        |
|---------|---------------|---------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3016  | MIPI PHY      | 0x10          | RW  | <p>Bit[7:6]: pgm_lph</p> <p>Bit[5:4]: pgm_lptx[1:0]</p> <p>Driving strength of low speed transmitter</p> <p>Bit[3]: bp_c_hs_en_lat</p> <p>Bit[2]: bp_d_hs_en_lat</p> <p>Bypass latch of hs_enable</p> <p>Bit[1:0]: ictl[1:0]</p> <p>Bias current adjustment</p>    |
| 0x3017  | MIPI PHY      | 0x00          | RW  | <p>Bit[7:6]: pgm_vcm[1:0]</p> <p>High speed common mode voltage</p> <p>Bit[5:4]: Not used</p> <p>Bit[3:2]: d0_skew</p> <p>Bit[1:0]: ck_skew</p>                                                                                                                    |
| 0x3018  | MIPI SC CTRL  | 0x44          | RW  | <p>Bit[7:5]: Not used</p> <p>Bit[4]: r_phy_pd_mipi</p> <p>1: Power down PHY HS TX</p> <p>Bit[3:2]: mipi_bit_sel</p> <p>00: 8-bit mode</p> <p>01: 10-bit mode</p> <p>10: 12-bit mode</p> <p>11: Reserved</p> <p>Bit[1]: mipi_lane_dis</p> <p>Bit[0]: mipi_pad_o</p> |
| 0x3019  | MIPI SC CTRL  | 0x40          | RW  | <p>Bit[7:0]: mipi_sc_ctrl[7:0]</p> <p>MIPI ULPS resume mark1 detect length</p>                                                                                                                                                                                     |
| 0x301A  | CLKRST0       | 0xF0          | RW  | <p>Bit[7]: Not used</p> <p>Bit[6]: sclk_psram</p> <p>Bit[5]: sclk_aec</p> <p>Bit[4]: sclk_tc</p> <p>Bit[3]: mipi_phy_RST_o</p> <p>Bit[2]: rst_psram</p> <p>Bit[1]: rst_aec</p> <p>Bit[0]: rst_tc</p>                                                               |
| 0x301B  | CLKRST1       | 0xF0          | RW  | <p>Bit[7]: sclk_blc</p> <p>Bit[6]: sclk_isp</p> <p>Bit[5]: sclk_avg</p> <p>Bit[4]: sclk_vfifo</p> <p>Bit[3]: rst_blc</p> <p>Bit[2]: rst_isp</p> <p>Bit[1]: rst_avg</p> <p>Bit[0]: rst_vfifo</p>                                                                    |

**table 5-1** system control registers (3 of 4)

| address | register name  | default value | R/W | description                                                                                                                                                                                                  |
|---------|----------------|---------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x301C  | CLKRST2        | 0xF0          | RW  | Bit[7]: pclk_dvp<br>Bit[6]: sclk_mipi<br>Bit[5]: sclk_sync<br>Bit[4]: sclk_asram_tst<br>Bit[3]: rst_dvp<br>Bit[2]: rst_mipi<br>Bit[1]: rst_sync<br>Bit[0]: rst_asram_tst                                     |
| 0x301D  | CLKRST3        | 0xF0          | RW  | Bit[7]: sclk_fc<br>Bit[6]: sclk_grp<br>Bit[5]: sclk_bist<br>Bit[4]: daclk_sel0<br>Bit[3]: rst_fc<br>Bit[2]: rst_grp<br>Bit[1]: rst_bist<br>Bit[0]: rst_ac                                                    |
| 0x301E  | CLKRST4        | 0xF0          | RW  | Bit[7]: sdclk_sd<br>Bit[6]: padclk_mipi_sc<br>Bit[5]: pclk_vfifo<br>Bit[4]: pclk_mipi<br>Bit[3]: rst_sd<br>Bit[2]: rst_mipi_sc<br>Bit[1:0]: Not used                                                         |
| 0x301F  | FREX RST MASK0 | 0x00          | RW  | Bit[7]: frex_mask_aec<br>Bit[6]: frex_mask_blc<br>Bit[5]: frex_mask_isp<br>Bit[4]: frex_mask_dvp<br>Bit[3]: frex_mask_mipi<br>Bit[2]: frex_mask_vfifo<br>Bit[1]: frex_mask_avg<br>Bit[0]: frex_mask_mipi_phy |
| 0x3020  | CLOCK SEL      | 0x00          | RW  | Bit[5]: yuv_out_en<br>0: Output RAW data<br>Bit[3]: pclk_sel<br>Bit[2]: auto_RST_mipiphy_disable<br>Bit[1]: auto_PWD_mipiphy_disable<br>Bit[0]: sclk2x_sel                                                   |

**table 5-1** system control registers (4 of 4)

| address       | register name | default value | R/W | description                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------------|---------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3021        | MISC CTRL     | 0x03          | RW  | <p>Bit[5]: fst_stby_csr<br/>0: Software standby enter at v_blk<br/>1: Software standby enter at l_blk</p> <p>Bit[4]: mipi_ctr_en<br/>0: Disable function<br/>1: Enable MIPI remote reset and suspend control SC</p> <p>Bit[3]: mipi_rst_sel<br/>0: MIPI remote reset all registers<br/>1: MIPI remote reset all digital modules</p> <p>Bit[2]: gpio_pclk_en</p> <p>Bit[1]: frex_ef_sel</p> <p>Bit[0]: cen_global_o</p> |
| 0x3022~0x3029 | RSVD          | -             | -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                               |
| 0x302A        | SUB ID        | 0xF0          | R   | <p>Bit[7:4]: Process Version</p>                                                                                                                                                                                                                                                                                                                                                                                       |
| 0x302B        | CTRL43        | 0x6C          | RW  | <p>Bit[7:0]: sccb_id<br/>When SID is 0</p>                                                                                                                                                                                                                                                                                                                                                                             |
| 0x3030        | REG30         | 0x88          | RW  | <p>Bit[7]: daclk_sel</p> <p>Bit[6]: daclk</p> <p>Bit[5:4]: Not used</p> <p>Bit[3]: mask_daclk</p> <p>Bit[2:0]: Not used</p>                                                                                                                                                                                                                                                                                            |
| 0x3031        | REG31         | 0x55          | RW  | <p>Bit[7]: sccb_id2_nack</p> <p>Bit[6:4]: p_pump_div</p> <p>Bit[3]: Not used</p> <p>Bit[2:0]: n_pump_div</p>                                                                                                                                                                                                                                                                                                           |
| 0x3032        | REG32         | 0x90          | RW  | <p>Bit[7:0]: sccb_id2</p>                                                                                                                                                                                                                                                                                                                                                                                              |
| 0x3033        | REG33 CTRL    | 0x20          | RW  | <p>Bit[7:0]: sccb_id<br/>When SID is 1</p>                                                                                                                                                                                                                                                                                                                                                                             |
| 0x3034        | IO PAD        | -             | R   | <p>Bit[2]: p_fsin_i</p> <p>Bit[1]: p_vsync_i</p> <p>Bit[0]: p_gpio0_i</p>                                                                                                                                                                                                                                                                                                                                              |

## 5.2 PLL control [0x3080 - 0x3088]

**table 5-2** PLL control registers

| address | register name   | default value | R/W | description                                                                                               |
|---------|-----------------|---------------|-----|-----------------------------------------------------------------------------------------------------------|
| 0x3080  | PLL PREDIV      | 0x02          | RW  | Bit[7:3]: Not used<br>Bit[2:0]: pll_pdiv[2:0]                                                             |
| 0x3081  | PLL MULTIPLIER  | 0x00          | RW  | Bit[7:1]: Not used<br>Bit[0]: pll_multiplier[8]                                                           |
| 0x3082  | PLL MULTIPLIER  | 0x37          | RW  | Bit[7:0]: pll_multiplier[7:0]                                                                             |
| 0x3083  | PLL MIPI DIV    | 0x03          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: pll_mipi_div[1:0]                                                         |
| 0x3084  | PLL SYS CLK DIV | 0x09          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: pll_sys_clk_div[3:0]                                                      |
| 0x3085  | PLL DAC DIV     | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: pll_dac_div[3:0]                                                          |
| 0x3086  | PLL SP DIV      | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: pll_sp_div[3:0]                                                           |
| 0x3087  | PLL LANE DIV    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: pll_lane_div[1:0]                                                         |
| 0x3088  | PLL CTRL        | 0x01          | RW  | Bit[7]: pll_RST<br>Bit[6]: pll_bypass<br>Bit[5]: pll_freq_sel<br>Bit[4]: pll_pre_div0<br>Bit[2:0]: pll_cp |

Confidential  
E-WELLY

### 5.3 SCCB control [0x3100 - 0x3102, 0x3105 - 0x3106]

**table 5-3**      SCCB control registers

| address | register name | default value | R/W | description                                                                                                                                                                                                                                        |
|---------|---------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3100  | SCCB CTRL     | 0x00          | RW  | Bit[3]: r_sda_dly_en<br>Bit[2:0]: r_sda_dly                                                                                                                                                                                                        |
| 0x3101  | SCCB OPT      | 0x12          | RW  | Bit[4]: en_ss_addr_inc<br>Bit[3]: r_sda_byp_sync<br>0: Two clock stage sync for sda_i<br>1: No sync for sda_i<br>Bit[2]: r_scl_byp_sync<br>0: Two clock stage sync for scl_i<br>1: No sync for scl_i<br>Bit[1]: r_msk_glitch<br>Bit[0]: r_msk_stop |
| 0x3102  | SCCB FILTER   | 0x00          | RW  | Bit[7:4]: r_sda_num<br>Bit[3:0]: r_scl_num                                                                                                                                                                                                         |
| 0x3105  | CTRL5         | 0x10          | RW  | Bit[5]: sclk use p_clk_i<br>Bit[4]: sleep_en                                                                                                                                                                                                       |
| 0x3106  | CTRL6         | 0x01          | RW  | Bit[3:2]: sclk_div_opt<br>Bit[1]: rst_arb<br>Bit[0]: byp_arb                                                                                                                                                                                       |

### 5.4 group hold [0x3200 - 0x320B, 0x320D - 0x320F]

**table 5-4**      group hold registers (1 of 2)

| address | register name | default value | R/W | description                                     |
|---------|---------------|---------------|-----|-------------------------------------------------|
| 0x3200  | GROUP ADR0    | 0x00          | RW  | Bit[7:3]: Not used<br>Bit[2:0]: group_adr0[2:0] |
| 0x3201  | GROUP ADR1    | 0x10          | RW  | Bit[7:3]: Not used<br>Bit[2:0]: group_adr1[2:0] |
| 0x3202  | GROUP ADR2    | 0x20          | RW  | Bit[7:3]: Not used<br>Bit[2:0]: group_adr2[2:0] |
| 0x3203  | GROUP ADR3    | 0x30          | RW  | Bit[7:3]: Not used<br>Bit[2:0]: group_adr3[2:0] |

**table 5-4** group hold registers (2 of 2)

| address | register name | default value | R/W | description                                                                                                                                                                                                                                                              |
|---------|---------------|---------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3204  | CTRL4         | –             | W   | Bit[7:0]: Ctrl4                                                                                                                                                                                                                                                          |
| 0x3205  | CTRL5         | –             | W   | Bit[7:0]: Ctrl5                                                                                                                                                                                                                                                          |
| 0x3206  | CTRL6         | –             | W   | Bit[7:0]: Ctrl6                                                                                                                                                                                                                                                          |
| 0x3207  | CTRL7         | –             | W   | Bit[7:0]: Ctrl7                                                                                                                                                                                                                                                          |
| 0x3208  | GROUP ACCESS  | 0x01          | W   | Bit[7:4]: group_ctrl<br>0000: Group hold start<br>0001: Group hold end<br>1010: Group launch<br>Others: Reserved<br>Bit[3:0]: group_id<br>0000: Group bank 0, default start from address 0x00<br>0001: Group bank 1, default start from address 0x00<br>Others: Reserved |
| 0x3209  | GRP0          | 0x00          | RW  | Bit[7:0]: grp0<br>Frames for staying in grp0                                                                                                                                                                                                                             |
| 0x320A  | GRP1          | 0x00          | RW  | Bit[7:0]: grp1<br>Frames for staying in grp1                                                                                                                                                                                                                             |
| 0x320B  | GRP SWCTRL    | 0x01          | RW  | Bit[7]: auto_sw<br>Bit[4]: Not used<br>Bit[3]: group_switch_repeat<br>Bit[2]: context_en<br>Bit[1:0]: Second group selection                                                                                                                                             |
| 0x320D  | GRP ACT       | –             | R   | Bit[7:0]: grp_act<br>Indicates which group is active                                                                                                                                                                                                                     |
| 0x320E  | CTRL14        | –             | R   | Bit[7:0]: frm_cnt_grp0                                                                                                                                                                                                                                                   |
| 0x320F  | CTRL15        | –             | R   | Bit[7:0]: frm_cnt_grp1                                                                                                                                                                                                                                                   |

## 5.5 AEC/AGC [0x3500 - 0x3505, 0x3509 - 0x350B, 0x3510 - 0x3513]

**table 5-5** AEC/AGC registers (1 of 2)

| address | register name | default value | R/W | description                                    |
|---------|---------------|---------------|-----|------------------------------------------------|
| 0x3500  | EXPO PK       | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: expo_pk[19:16] |
| 0x3501  | EXPO PK       | 0x02          | RW  | Bit[7:0]: expo_pk[15:8]                        |

**table 5-5 AEC/AGC registers (2 of 2)**

| address | register name | default value | R/W | description                                                                                                                                                                                                                                                                                                                                                                                                              |
|---------|---------------|---------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3502  | EXPO PK       | 0x00          | RW  | Bit[7:0]: expo_pk[7:0]                                                                                                                                                                                                                                                                                                                                                                                                   |
| 0x3503  | R MANUAL      | 0x00          | RW  | Bit[7:6]: Not used<br>Bit[5]: Gain delay option<br>0: Delay 1 frame latch<br>1: No delay latch<br>Bit[4]: Choose delay option<br>0: Gain delay depends on register bit 0x3503[5]<br>1: Gain delay depends on exposure change; if exp_change, it means gain delay 1 frame latch and if exp_no_change, it means gain no delay latch<br>Bit[3]: debug_opt<br>Bit[2]: vts_manual<br>Bit[1]: agc_manual<br>Bit[0]: aec_manual |
| 0x3504  | MAN GAIN SNR  | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: man_gain_snr[9:8]                                                                                                                                                                                                                                                                                                                                                                        |
| 0x3505  | MAN GAIN SNR  | 0x00          | RW  | Bit[7:0]: man_gain_snr[7:0]                                                                                                                                                                                                                                                                                                                                                                                              |
| 0x3509  | R CTRL9       | 0x10          | RW  | Bit[7:5]: Not used<br>Bit[4]: convert_en<br>Bit[3]: gain_man_en<br>Bit[2:0]: Not used                                                                                                                                                                                                                                                                                                                                    |
| 0x350A  | GAIN PK       | 0x00          | RW  | Bit[7:3]: Not used<br>Bit[2:0]: gain_pk[10:8]                                                                                                                                                                                                                                                                                                                                                                            |
| 0x350B  | GAIN PK       | 0x10          | RW  | Bit[7:0]: gain_pk[7:0]                                                                                                                                                                                                                                                                                                                                                                                                   |
| 0x3510  | PK GAIN O     | -             | R   | Bit[7:2]: Not used<br>Bit[1:0]: pk_gain_o[9:8]                                                                                                                                                                                                                                                                                                                                                                           |
| 0x3511  | PK GAIN O     | -             | R   | Bit[7:0]: pk_gain_o[7:0]                                                                                                                                                                                                                                                                                                                                                                                                 |
| 0x3512  | SNR GAIN      | -             | R   | Bit[7:2]: Not used<br>Bit[1:0]: snr_gain[9:8]                                                                                                                                                                                                                                                                                                                                                                            |
| 0x3513  | SNR GAIN      | -             | R   | Bit[7:0]: snr_gain[7:0]                                                                                                                                                                                                                                                                                                                                                                                                  |

## 5.6 analog control [0x3600 - 0x362A]

**table 5-6** analog control registers

| address           | register name  | default value | R/W | description              |
|-------------------|----------------|---------------|-----|--------------------------|
| 0x3600~<br>0x362A | ANALOG CONTROL | -             | -   | Analog Control Registers |

## 5.7 sensor control [0x3700 - 0x373F]

**table 5-7** sensor control registers

| address           | register name  | default value | R/W | description              |
|-------------------|----------------|---------------|-----|--------------------------|
| 0x3700~<br>0x373F | SENSOR CONTROL | -             | -   | Sensor Control Registers |

## 5.8 PSRAM [0x3780 - 0x3798]

**table 5-8** PSRAM registers

| address           | register name | default value | R/W | description             |
|-------------------|---------------|---------------|-----|-------------------------|
| 0x3780~<br>0x3798 | PSRAM CONTROL | -             | -   | PSRAM Control Registers |

## 5.9 timing control [0x3800 - 0x3831, 0x383C - 0x383D]

**table 5-9** timing control registers (1 of 4)

| address | register name | default value | R/W | description                                                            |
|---------|---------------|---------------|-----|------------------------------------------------------------------------|
| 0x3800  | X ADDR START  | 0x00          | RW  | Bit[7:0]: x_addr_start[15:8]<br>Array horizontal start point high byte |
| 0x3801  | X ADDR START  | 0x00          | RW  | Bit[7:0]: x_addr_start[7:0]<br>Array horizontal start point low byte   |

**table 5-9** timing control registers (2 of 4)

| address | register name | default value | R/W | description                                                            |
|---------|---------------|---------------|-----|------------------------------------------------------------------------|
| 0x3802  | Y ADDR START  | 0x00          | RW  | Bit[7:0]: y_addr_start[15:8]<br>Array vertical start point high byte   |
| 0x3803  | Y ADDR START  | 0x00          | RW  | Bit[7:0]: y_addr_start[7:0]<br>Array vertical start point low byte     |
| 0x3804  | X ADDR END    | 0x06          | RW  | Bit[7:0]: x_addr_end[15:8]<br>Array horizontal end point high byte     |
| 0x3805  | X ADDR END    | 0x4F          | RW  | Bit[7:0]: x_addr_end[7:0]<br>Array horizontal end point low byte       |
| 0x3806  | Y ADDR END    | 0x04          | RW  | Bit[7:0]: y_addr_end[15:8]<br>Array vertical end point high byte       |
| 0x3807  | Y ADDR END    | 0xBF          | RW  | Bit[7:0]: y_addr_end[7:0]<br>Array vertical end point low byte         |
| 0x3808  | X OUTPUT SIZE | 0x06          | RW  | Bit[7:0]: x_output_size[15:8]<br>ISP horizontal output width high byte |
| 0x3809  | X OUTPUT SIZE | 0x40          | RW  | Bit[7:0]: x_output_size[7:0]<br>ISP horizontal output width low byte   |
| 0x380A  | Y OUTPUT SIZE | 0x04          | RW  | Bit[7:0]: y_output_size[15:8]<br>ISP vertical output height high byte  |
| 0x380B  | Y OUTPUT SIZE | 0xB0          | RW  | Bit[7:0]: y_output_size[7:0]<br>ISP vertical output height low byte    |
| 0x380C  | HTS           | 0x06          | RW  | Bit[7:0]: HTS[15:8]<br>Total pixels per line high byte                 |
| 0x380D  | HTS           | 0xA4          | RW  | Bit[7:0]: HTS[7:0]<br>Total pixels per line low byte                   |
| 0x380E  | VTS           | 0x05          | RW  | Bit[7:0]: VTS[15:8]<br>Total lines per frame high byte                 |
| 0x380F  | VTS           | 0x0E          | RW  | Bit[7:0]: VTS[7:0]<br>Total lines per frame low byte                   |
| 0x3810  | ISP X WIN     | 0x00          | RW  | Bit[7:0]: isp_x_win[15:8]<br>ISP horizontal windowing offset high byte |
| 0x3811  | ISP X WIN     | 0x08          | RW  | Bit[7:0]: isp_x_win[7:0]<br>ISP horizontal windowing offset low byte   |
| 0x3812  | ISP Y WIN     | 0x00          | RW  | Bit[7:0]: isp_y_win[15:8]<br>ISP vertical windowing offset high byte   |

**table 5-9** timing control registers (3 of 4)

| address       | register name   | default value | R/W | description                                                                                                                              |
|---------------|-----------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3813        | ISP Y WIN       | 0x08          | RW  | Bit[7:0]: isp_y_win[7:0]<br>ISP vertical windowing offset low byte                                                                       |
| 0x3814        | X INC           | 0x11          | RW  | Bit[7:4]: x_odd_inc<br>Bit[3:0]: x_even_inc                                                                                              |
| 0x3815        | Y INC           | 0x11          | RW  | Bit[7:4]: y_odd_inc<br>Bit[3:0]: y_even_inc                                                                                              |
| 0x3816        | VSYNC START ROW | 0x00          | RW  | Bit[7:0]: vsync_start_row[15:8]                                                                                                          |
| 0x3817        | VSYNC START ROW | 0x00          | RW  | Bit[7:0]: vsync_start_row[7:0]                                                                                                           |
| 0x3818        | VSYNC END ROW   | 0x00          | RW  | Bit[7:0]: vsync_end_row[15:8]                                                                                                            |
| 0x3819        | VSYNC END ROW   | 0x04          | RW  | Bit[7:0]: vsync_end_row[7:0]                                                                                                             |
| 0x381A~0x381F | RSVD            | –             | –   | Reserved                                                                                                                                 |
| 0x3820        | FORMAT1         | 0xC0          | RW  | Bit[7]: vsub48_blc<br>Bit[6]: vflip_blc<br>Bit[5:3]: Not used<br>Bit[2]: vflip<br>Bit[1]: vbinf<br>Bit[0]: Not used                      |
| 0x3821        | FORMAT2         | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3]: manual format configuration<br>Bit[2]: mirror<br>Bit[1]: ASRAM readout pixel order<br>Bit[0]: hbin         |
| 0x3822        | REG22           | 0x46          | RW  | Bit[7:5]: addr0_num[3:1]<br>Bit[4:0]: ablc_num[5:1]                                                                                      |
| 0x3823        | REG23           | 0x00          | RW  | Bit[7]: r_disable_vref_rst<br>Bit[6]: ext_vs_re<br>Bit[5]: ext_vs_en<br>Bit[4]: r_init_man<br>Bit[3]: r_fix_cnt_en<br>Bit[2:0]: ablc_adj |
| 0x3824        | CS RST FSIN     | 0x00          | RW  | Bit[7:0]: cs_RST_FSin[15:8]<br>CS reset value high byte at vs_ext                                                                        |
| 0x3825        | CS RST FSIN     | 0x10          | RW  | Bit[7:0]: cs_RST_FSin[7:0]<br>CS reset value low byte at vs_ext                                                                          |
| 0x3826        | R RST FSIN      | 0x00          | RW  | Bit[7:0]: r_RST_FSin[15:8]<br>R reset value high byte at vs_ext                                                                          |
| 0x3827        | R RST FSIN      | 0x00          | RW  | Bit[7:0]: r_RST_FSin[7:0]<br>R reset value low byte at vs_ext                                                                            |

**table 5-9** timing control registers (4 of 4)

| address | register name  | default value | R/W | description                                                                                                                                                                                          |
|---------|----------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x3828  | FVTS           | 0x00          | RW  | Bit[7:0]: fvts[15:8]<br>Fractional vertical timing size high byte                                                                                                                                    |
| 0x3829  | FVTS           | 0x00          | RW  | Bit[7:0]: fvts[7:0]<br>Fractional vertical timing size low byte                                                                                                                                      |
| 0x382A  | REG2A          | 0x00          | RW  | Bit[7:5]: Not used<br>Bit[4]: frame_insert<br>Bit[3]: vts_auto_en<br>Bit[1:0]: href_w                                                                                                                |
| 0x382B  | REG2B          | 0x02          | RW  | Bit[7:5]: Not used<br>Bit[4:0]: grp_wr_start<br>Set value at least larger than zline_number + 1                                                                                                      |
| 0x382C  | REG2C          | 0xC5          | RW  | Bit[7]: isp_x_win_auto<br>Bit[6]: isp_y_win_auto<br>Bit[5]: Not used<br>Bit[4:0]: tc_r_int_adj                                                                                                       |
| 0x382D  | REG2D          | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1]: vsync_polarity<br>Bit[0]: first_frame_begin_dis                                                                                                                        |
| 0x382E  | RSVD           | —             | —   | Reserved                                                                                                                                                                                             |
| 0x382F  | REG2F          | 0x0D          | RW  | emb_start_adj                                                                                                                                                                                        |
| 0x3830  | RSVD           | —             | —   | Reserved                                                                                                                                                                                             |
| 0x3831  | GAIN ADJ       | 0x00          | RW  | Bit[7]: pregain_man_en<br>Bit[6]: pregain_ctrl_8x<br>Bit[5]: pregain_ctrl_4x<br>Bit[4]: pregain_ctrl_2x<br>Bit[3]: gain_use_aecpk<br>0: Use mapping gain<br>1: Use aec_pk_gain<br>Bit[2:0]: Not used |
| 0x383C  | VSYNC CS POINT | 0x00          | RW  | Bit[7:0]: VSYNC fine start point[15:8]                                                                                                                                                               |
| 0x383D  | VSYNC CS POINT | 0x01          | RW  | Bit[7:0]: VSYNC fine start point[7:0]                                                                                                                                                                |

## 5.10 BLC [0x4000 - 0x4027, 0x4030 - 0x4037, 0x4040 - 0x4047]

**table 5-10** BLC registers (1 of 3)

| address       | register name  | default value | R/W | description                                                                                                                                                                |
|---------------|----------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4000        | BLC CTRL00     | 0x01          | RW  | Bit[7:4]: avg_weight<br>Bit[3]: target_adj_dis<br>Bit[2]: cmp_en<br>Bit[1]: dither_en<br>Bit[0]: mf_en                                                                     |
| 0x4001        | BLC CTRL01     | 0x40          | RW  | Bit[7]: gain_trig_beh<br>Bit[6]: format_trig_beh<br>Bit[5]: kcoef_man_en<br>Bit[4]: off_man_en<br>Bit[3]: zero_ln_out_en<br>Bit[2]: blk_ln_out_en<br>Bit[1:0]: bypass_mode |
| 0x4002        | BLK LVL TARGET | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: blk_lvl_target[9:8]<br>blk_lvl_target high 2 bits                                                                                          |
| 0x4003        | BLK LVL TARGET | 0x10          | RW  | Bit[7:0]: blk_lvl_target[7:0]<br>blk_lvl_target low 8 bits                                                                                                                 |
| 0x4004        | HWIN OFF       | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: hwin_off[11:8]<br>hwin_off high 4 bits                                                                                                     |
| 0x4005        | HWIN OFF       | 0x02          | RW  | Bit[7:0]: hwin_off[7:0]<br>hwin_off low 8 bits                                                                                                                             |
| 0x4006        | HWIN PAD       | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: hwin_pad[11:8]<br>hwin_pad high 4 bits                                                                                                     |
| 0x4007        | HWIN PAD       | 0x02          | RW  | Bit[7:0]: hwin_pad[7:0]<br>hwin_pad low 8 bits                                                                                                                             |
| 0x4008        | BLC CTRL08     | 0x00          | RW  | Bit[7:0]: bl_start                                                                                                                                                         |
| 0x4009        | BLC CTRL09     | 0x0B          | RW  | Bit[7:0]: bl_end                                                                                                                                                           |
| 0x400A        | OFF LIM TH     | 0x02          | RW  | Bit[7:0]: off_lim_th[15:8]<br>off_lim_th high 8 bits                                                                                                                       |
| 0x400B        | OFF LIM TH     | 0x00          | RW  | Bit[7:0]: off_lim_th[7:0]<br>off_lim_th low 8 bits                                                                                                                         |
| 0x400C~0x400F | RSVD           | -             | -   | Reserved                                                                                                                                                                   |

**table 5-10** BLC registers (2 of 3)

| address       | register name | default value | R/W | description                                                                                                                                                                                               |
|---------------|---------------|---------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4010        | BLC CTRL10    | 0xF0          | RW  | Bit[7]: off_trig_en<br>Bit[6]: gain_chg_trig_en<br>Bit[5]: fmt_chg_trig_en<br>Bit[4]: rst_trig_en<br>Bit[3]: man_avg_en<br>Bit[2]: man_trig<br>Bit[1]: off_frz_en<br>Bit[0]: off_always_up                |
| 0x4011        | BLC CTRL11    | 0xFF          | RW  | Bit[7]: r_qoption_en<br>Bit[6]: off_chg_mf_en<br>Bit[5]: fmt_chg_mf_en<br>Bit[4]: gain_chg_mf_en<br>Bit[3]: rst_mf_mode<br>Bit[2]: off_chg_mf_mode<br>Bit[1]: fmt_chg_mf_mode<br>Bit[0]: gain_chg_mf_mode |
| 0x4012        | BLC CTRL12    | 0x08          | RW  | Bit[5:0]: rst_trig_fn                                                                                                                                                                                     |
| 0x4013        | BLC CTRL13    | 0x02          | RW  | Bit[5:0]: fmt_trig_fn                                                                                                                                                                                     |
| 0x4014        | BLC CTRL14    | 0x02          | RW  | Bit[5:0]: gain_trig_fn                                                                                                                                                                                    |
| 0x4015        | BLC CTRL15    | 0x02          | RW  | Bit[5:0]: off_trig_fn                                                                                                                                                                                     |
| 0x4016        | OFF TRIG TH   | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: off_trig_th[9:8]<br>off_trig_th high 2 bits                                                                                                                               |
| 0x4017        | OFF TRIG TH   | 0x04          | RW  | Bit[7:0]: off_trig_th[7:0]<br>off_trig_th low 8 bits                                                                                                                                                      |
| 0x4018~0x401F | RSVD          | -             | -   | Reserved                                                                                                                                                                                                  |
| 0x4020        | BLC CTRL20    | 0x00          | RW  | Bit[5:0]: off_cmp_th000                                                                                                                                                                                   |
| 0x4021        | BLC CTRL21    | 0x00          | RW  | Bit[5:0]: off_cmp_k000                                                                                                                                                                                    |
| 0x4022        | BLC CTRL22    | 0x00          | RW  | Bit[5:0]: off_cmp_th001                                                                                                                                                                                   |
| 0x4023        | BLC CTRL23    | 0x00          | RW  | Bit[5:0]: off_cmp_k001                                                                                                                                                                                    |
| 0x4024        | BLC CTRL24    | 0x00          | RW  | Bit[5:0]: off_cmp_th010                                                                                                                                                                                   |
| 0x4025        | BLC CTRL25    | 0x00          | RW  | Bit[5:0]: off_cmp_k010                                                                                                                                                                                    |
| 0x4026        | BLC CTRL26    | 0x00          | RW  | Bit[5:0]: off_cmp_th011                                                                                                                                                                                   |
| 0x4027        | BLC CTRL27    | 0x00          | RW  | Bit[5:0]: off_cmp_k011                                                                                                                                                                                    |
| 0x4030        | OFF MAN000    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: off_man000[9:8]<br>off_man000 high 2 bits                                                                                                                                 |

**table 5-10** BLC registers (3 of 3)

| address | register name | default value | R/W | description                                                                     |
|---------|---------------|---------------|-----|---------------------------------------------------------------------------------|
| 0x4031  | OFF MAN000    | 0x00          | RW  | Bit[7:0]: off_man000[7:0]<br>off_man000 low 8 bits                              |
| 0x4032  | OFF MAN001    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: off_man001[9:8]<br>off_man001 high 2 bits       |
| 0x4033  | OFF MAN001    | 0x00          | RW  | Bit[7:0]: off_man001[7:0]<br>off_man001 low 8 bits                              |
| 0x4034  | OFF MAN010    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: off_man010[9:8]<br>off_man010 high 2 bits       |
| 0x4035  | OFF MAN010    | 0x00          | RW  | Bit[7:0]: off_man010[7:0]<br>off_man010 low 8 bits                              |
| 0x4036  | OFF MAN011    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: off_man011[9:8]<br>off_man011 high 2 bits       |
| 0x4037  | OFF MAN011    | 0x00          | RW  | Bit[7:0]: off_man011[7:0]<br>off_man011 low 8 bits                              |
| 0x4040  | BLC OFFSET000 | –             | R   | Bit[7:2]: Not used<br>Bit[1:0]: blc_offset000[9:8]<br>blc_offset000 high 2 bits |
| 0x4041  | BLC OFFSET000 | –             | R   | Bit[7:0]: blc_offset000[7:0]<br>blc_offset000 low 8 bits                        |
| 0x4042  | BLC OFFSET001 | –             | R   | Bit[7:2]: Not used<br>Bit[1:0]: blc_offset001[9:8]<br>blc_offset001 high 2 bits |
| 0x4043  | BLC OFFSET001 | –             | R   | Bit[7:0]: blc_offset001[7:0]<br>blc_offset001 low 8 bits                        |
| 0x4044  | BLC OFFSET010 | –             | R   | Bit[7:2]: Not used<br>Bit[1:0]: blc_offset010[9:8]<br>blc_offset010 high 2 bits |
| 0x4045  | BLC OFFSET010 | –             | R   | Bit[7:0]: blc_offset010[7:0]<br>blc_offset010 low 8 bits                        |
| 0x4046  | BLC OFFSET011 | –             | R   | Bit[7:2]: Not used<br>Bit[1:0]: blc_offset011[9:8]<br>blc_offset011 high 2 bits |
| 0x4047  | BLC OFFSET011 | –             | R   | Bit[7:0]: blc_offset011[7:0]<br>blc_offset011 low 8 bits                        |

## 5.11 frame control [0x4200 - 0x4203, 0x4207]

**table 5-11** frame control registers

| address | register name | default value | R/W | description                                                                                                                                                                |
|---------|---------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4200  | R0            | 0x00          | RW  | Bit[2]: fcnt_eof_sel<br>Bit[1]: fcnt_mask_dis<br>Bit[0]: fcnt_reset                                                                                                        |
| 0x4201  | R1            | 0x00          | RW  | Bit[3:0]: frame_on_number                                                                                                                                                  |
| 0x4202  | R2            | 0x00          | RW  | Bit[3:0]: frame_off_number                                                                                                                                                 |
| 0x4203  | R3            | 0x00          | RW  | Bit[6]: rblue_mask_dis<br>Bit[5]: data_mask_dis<br>Bit[4]: valid_mask_dis<br>Bit[3]: href_mask_dis<br>Bit[2]: eof_mask_dis<br>Bit[1]: sof_mask_dis<br>Bit[0]: all_mask_dis |
| 0x4207  | R7            | -             | R   | Bit[7:0]: frame_counter                                                                                                                                                    |

## 5.12 format [0x4300 - 0x430F]

**table 5-12** format registers (1 of 2)

| address | register name | default value | R/W | description                                                                                                                                           |
|---------|---------------|---------------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4300  | CTRL0         | 0xFF          | RW  | Bit[7:0]: clip_max[9:2]                                                                                                                               |
| 0x4301  | CTRL1         | 0x00          | RW  | Bit[7:0]: clip_min[9:2]                                                                                                                               |
| 0x4302  | CLIP LO       | 0x0C          | RW  | Bit[7:4]: Not used<br>Bit[3:2]: clip_max[1:0]<br>Bit[1:0]: clip_min[1:0]                                                                              |
| 0x4303  | FORMAT CTRL3  | 0x00          | RW  | Bit[7]: r_inc_en<br>Bit[6]: r_inc_pattern<br>Bit[5]: r_pad_lsb<br>Bit[4]: r_bar_mux<br>Bit[3]: r_bar_en<br>Bit[2]: r_isp_bypass<br>Bit[1:0]: Not used |
| 0x4304  | FORMAT CTRL4  | 0x08          | RW  | Bit[6:4]: data_bit_swap<br>Bit[3]: tst_full_win<br>Bit[2:0]: bar_pad                                                                                  |

**table 5-12** format registers (2 of 2)

| address | register name    | default value | R/W | description                                                              |
|---------|------------------|---------------|-----|--------------------------------------------------------------------------|
| 0x4305  | PAD LOW1         | 0x40          | RW  | Bit[7:6]: pad99<br>Bit[5:4]: pad66<br>Bit[3:2]: pad33<br>Bit[1:0]: pad00 |
| 0x4306  | PAD LOW2         | 0x0E          | RW  | Bit[3:2]: padff<br>Bit[1:0]: padcc                                       |
| 0x4307  | REG7             | 0x31          | RW  | Bit[7:0]: Not used                                                       |
| 0x4308  | TST X START HIGH | 0x00          | RW  | Bit[2:0]: tst_x_start[10:8]                                              |
| 0x4309  | TST X START LOW  | 0x00          | RW  | Bit[7:0]: tst_x_start[7:0]                                               |
| 0x430A  | TST Y START HIGH | 0x00          | RW  | Bit[2:0]: tst_y_start[10:8]                                              |
| 0x430B  | TST Y START LOW  | 0x00          | RW  | Bit[7:0]: tst_y_start[7:0]                                               |
| 0x430C  | TST WIDTH HIGH   | 0x00          | RW  | Bit[2:0]: tst_width[10:8]                                                |
| 0x430D  | TST WIDTH LOW    | 0x00          | RW  | Bit[7:0]: tst_width[7:0]                                                 |
| 0x430E  | TST HIGHT HIGH   | 0x00          | RW  | Bit[3:0]: tst_height[11:8]                                               |
| 0x430F  | TST HIGHT LOW    | 0x00          | RW  | Bit[7:0]: tst_height[7:0]                                                |

## 5.13 CADC sync [0x4500 - 0x4504]

**table 5-13** CADC sync registers (1 of 2)

| address | register name | default value | R/W | description                                                                                                                                                                                        |
|---------|---------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4500  | CTRL          | 0x45          | RW  | Bit[7:4]: FIFO read delay<br>Bit[3:1]: chn_man<br>Bit[0]: srclk_inv                                                                                                                                |
| 0x4501  | R1            | 0x0D          | RW  | Bit[7]: byp_sync_fifo<br>Bit[6:5]: Not used<br>Bit[4]: Disable gray to binary conversion<br>Bit[3]: hbin_avg<br>0: Sum mode hbin<br>1: Average mode hbin<br>Bit[2]: hbin_en<br>Bit[1:0]: rawout_sw |

**table 5-13** CADC sync registers (2 of 2)

| address | register name | default value | R/W | description                                                                                                                              |
|---------|---------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4503  | R3            | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: output_data_shft<br>00: Normal<br>01: Left shift 1 bit<br>10: Left shift 2 bits<br>11: Left shift 3 bits |
| 0x4504  | R4            | 0x01          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: array_max_hsub                                                                                           |

## 5.14 VFIFO [0x4600 - 0x4604]

**table 5-14** VFIFO registers

| address | register name      | default value | R/W | description                                                                                                      |
|---------|--------------------|---------------|-----|------------------------------------------------------------------------------------------------------------------|
| 0x4600  | R VFIFO READ START | 0x00          | RW  | Bit[7:0]: r_vfifo_read_start[15:8]<br>read_start size high byte                                                  |
| 0x4601  | R VFIFO READ START | 0x10          | RW  | Bit[7:0]: r_vfifo_read_start[7:0]<br>read_start size low byte                                                    |
| 0x4602  | R2                 | 0x00          | RW  | Bit[7:4]: r_rm<br>Bit[3]: r_test1<br>Bit[2]: Not used<br>Bit[1]: Frame reset enable<br>Bit[0]: RAM bypass enable |
| 0x4603  | R3                 | 0x01          | RW  | Bit[4]: man_start_mode<br>Bit[1:0]: start_ofset                                                                  |
| 0x4604  | R4                 | -             | R   | Bit[3]: ram_full<br>Bit[2]: ram_empty<br>Bit[1]: fo_full<br>Bit[0]: fo_empty                                     |

## 5.15 MIPI control [0x4800 - 0x483D, 0x484A - 0x484F]

**table 5-15** MIPI control registers (1 of 7)

| address | register name | default value | R/W | description                                                                                                                                                                                                                                                                                                                            |
|---------|---------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4800  | MIPI CTRL00   | 0x04          | RW  | <p>Bit[7:6]: Not used</p> <p>Bit[5]: gate_sc_en<br/>0: Clock lane is free running<br/>1: Gate clock lane when no packet to transmit</p> <p>Bit[4]: line_sync_en<br/>0: Do not send line short packet for each line<br/>1: Send line short packet for each line</p> <p>Bit[2:0]: Not used</p>                                           |
| 0x4801  | MIPI CTRL01   | 0x00          | RW  | <p>Bit[6]: spkt_dt_sel<br/>1: Use dt_spkt as short packet data</p> <p>Bit[5]: first_bit<br/>Change clk_lane first bit<br/>0: Output 8'h05<br/>1: Output 8'hAA</p> <p>Bit[4]: Not used</p> <p>Bit[1]: LPX_select for pclk domain<br/>0: Auto calculate t_lpx_p, unit pclk2x cycle<br/>1: Use lpx_p_min[7:0]</p> <p>Bit[0]: Not used</p> |

Confidential  
E-WELLY

**table 5-15 MIPI control registers (2 of 7)**

| address | register name | default value | R/W | description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|---------------|---------------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4802  | MIPI CTRL02   | 0x00          | RW  | <p>Bit[7]: hs_prepare_sel<br/>0: Auto calculate T_hs_prepare, unit pclk2x<br/>1: Use hs_prepare_min_o[7:0]</p> <p>Bit[6]: clk_prepare_sel<br/>0: Auto calculate T_clk_prepare, unit pclk2x<br/>1: Use clk_prepare_min_o[7:0]</p> <p>Bit[5]: clk_post_sel<br/>0: Auto calculate T_clk_post, unit pclk2x<br/>1: Use clk_post_min_o[7:0]</p> <p>Bit[4]: clk_trail_sel<br/>0: Auto calculate T_clk_trail, unit pclk2x<br/>1: Use clk_trail_min_o[7:0]</p> <p>Bit[3]: hs_exit_sel<br/>0: Auto calculate T_hs_exit, unit pclk2x<br/>1: Use hs_exit_min_o[7:0]</p> <p>Bit[2]: hs_zero_sel<br/>0: Auto calculate T_hs_zero, unit pclk2x<br/>1: Use hs_zero_min_o[7:0]</p> <p>Bit[1]: hs_trail_sel<br/>0: Auto calculate T_hs_trail, unit pclk2x<br/>1: Use hs_trail_min_o[7:0]</p> <p>Bit[0]: clk_zero_sel<br/>0: Auto calculate T_clk_zero, unit pclk2x<br/>1: Use clk_zero_min_o[7:0]</p> |
| 0x4803  | MIPI CTRL03   | 0x00          | RW  | <p>Bit[3]: manu_ofset_o<br/>t_perio manual offset</p> <p>Bit[2]: r_manu_half2one<br/>t_period half to 1</p> <p>Bit[1:0]: Not used</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 0x4804  | MIPI CTRL04   | 0x04          | RW  | <p>Bit[7:4]: man_lane_num</p> <p>Bit[3]: lane_num_manual_enable</p> <p>Bit[2]: lane4_6b_en<br/>1: Support 4, 7, 8 lane 6-bit</p> <p>Bit[1:0]: Not used</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 0x4805  | MIPI CTRL05   | 0x00          | RW  | <p>Bit[3]: lpda_retim_manu_o</p> <p>Bit[2]: lpda_retim_sel_o<br/>1: Manual</p> <p>Bit[1]: lpck_retim_manu_o</p> <p>Bit[0]: lpck_retim_sel_o<br/>1: Manual</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

**table 5-15 MIPI control registers (3 of 7)**

| address       | register name | default value | R/W | description                                                                                                                                                                                                                                  |
|---------------|---------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4806        | MIPI CTRL06   | 0x10          | RW  | <p>Bit[4]: pu_mark_en_o<br/>Power up mark1 enable</p> <p>Bit[3]: mipi_remot_rst</p> <p>Bit[2]: mipi_susp</p> <p>Bit[1]: lane_ch_en</p> <p>Bit[0]: tx_lsb_first</p> <p>0: Transmit high bit first<br/>1: Low power transmit low bit first</p> |
| 0x4807        | MIPI CTRL07   | 0x03          | RW  | Bit[3:0]: sw_t_lpx<br>ul_tx T_lpx                                                                                                                                                                                                            |
| 0x4808        | MIPI CTRL08   | 0x18          | RW  | Bit[7:0]: wkup_dly<br>Mark1 wakeup delay/2^10                                                                                                                                                                                                |
| 0x4809~0x480F | RSVD          | -             | -   | Reserved                                                                                                                                                                                                                                     |
| 0x4810        | FCNT MAX      | 0xFF          | RW  | Bit[7:0]: fcnt_max[15:8]<br>High byte of max frame counter of frame sync short packet                                                                                                                                                        |
| 0x4811        | FCNT MAX      | 0xFF          | RW  | Bit[7:0]: fcnt_max[7:0]<br>Low byte of max frame counter of frame sync short packet                                                                                                                                                          |
| 0x4812        | RSVD          | -             | -   | Reserved                                                                                                                                                                                                                                     |
| 0x4813        | MIPI CTRL13   | 0x00          | RW  | <p>Bit[2]: vc_sel<br/>Input VC or reg VC</p> <p>Bit[1:0]: VC<br/>Virtual channel of MIPI</p>                                                                                                                                                 |
| 0x4814        | MIPI CTRL14   | 0x2A          | RW  | <p>Bit[6]: lpkt_dt_sel<br/>0: Use mipi_dt<br/>1: Use dt_man_o as long packet data</p> <p>Bit[5:0]: dt_man<br/>Manual data type</p>                                                                                                           |
| 0x4815        | MIPI CTRL15   | 0x00          | RW  | <p>Bit[6]: pclk_inv<br/>0: Using falling edge of mipi_pclk_o to generate MIPI bus to PHY<br/>1: Using rising edge of mipi_pclk_o to generate MIPI bus to PHY</p> <p>Bit[5:0]: manu_dt_short<br/>Manual type for short packet</p>             |
| 0x4816        | EMB DT CTRL   | 0x52          | RW  | <p>Bit[6]: Not used</p> <p>Bit[5:0]: emb_dt<br/>Manually set embedded data type</p>                                                                                                                                                          |
| 0x4817        | NOT USED      | -             | -   | Not Used                                                                                                                                                                                                                                     |

**table 5-15 MIPI control registers (4 of 7)**

| address | register name   | default value | R/W | description                                                                                                                       |
|---------|-----------------|---------------|-----|-----------------------------------------------------------------------------------------------------------------------------------|
| 0x4818  | HS ZERO MIN     | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: hs_zero_min[9:8]<br>High byte of minimum value of hs_zero, unit ns                                |
| 0x4819  | HS ZERO MIN     | 0x70          | RW  | Bit[7:0]: hs_zero_min[7:0]<br>Low byte of minimum value of hs_zero<br>hs_zero_real = hs_zero_min_o + Tui*ui_hs_zero_min_o         |
| 0x481A  | HS TRAIL MIN    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: hs_trail_min[9:8]<br>High byte of minimum value of hs_trail, unit ns                              |
| 0x481B  | HS TRAIL MIN    | 0x3C          | RW  | Bit[7:0]: hs_trail_min[7:0]<br>Low byte of minimum value of hs_trail<br>hs_trail_real = hs_trail_min_o + Tui*ui_hs_trail_min_o    |
| 0x481C  | CLK ZERO MIN    | 0x01          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: clk_zero_min[9:8]<br>High byte of minimum value of clk_zero, unit ns                              |
| 0x481D  | CLK ZERO MIN    | 0x2C          | RW  | Bit[7:0]: clk_zero_min[7:0]<br>Low byte of minimum value of clk_zero<br>clk_zero_real = clk_zero_min_o + Tui*ui_clk_zero_min_o    |
| 0x481E  | CLK PREPARE MAX | 0x5F          | RW  | Bit[7:0]: clk_prepare_max[7:0]<br>Maximum value of clk_prepare, unit ns                                                           |
| 0x481F  | CLK PREPARE MIN | 0x26          | RW  | Bit[7:0]: clk_prepare_min[7:0]<br>Minimum value of clk_prepare<br>clk_prepare_real = clk_prepare_min_o + Tui*ui_clk_prepare_min_o |
| 0x4820  | CLK POST MIN    | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: clk_post_min[9:8]<br>High byte of minimum value of clk_post, unit ns                              |
| 0x4821  | CLK POST MIN    | 0x3C          | RW  | Bit[7:0]: clk_post_min[7:0]<br>Low byte of minimum value of clk_post<br>clk_post_real = clk_post_min_o + Tui*ui_clk_post_min_o    |
| 0x4822  | CLK TRAIL MIN   | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: clk_trail_min[9:8]<br>High byte of minimum value of clk_trail, unit ns                            |

**table 5-15** MIPI control registers (5 of 7)

| address | register name   | default value | R/W | description                                                                                                                                          |
|---------|-----------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x4823  | CLK TRAIL MIN   | 0x3C          | RW  | Bit[7:0]: clk_trail_min[7:0]<br>Low byte of minimum value of clk_trail<br>clk_trail_real =<br>clk_trail_min_o + Tui*ui_clk_trail_min_o               |
| 0x4824  | LPX P MIN       | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: lpx_p_min[9:8]<br>High byte of minimum value of lpx_p,<br>unit ns                                                    |
| 0x4825  | LPX P MIN       | 0x32          | RW  | Bit[7:0]: lpx_p_min[7:0]<br>Low byte of minimum value of lpx_p<br>lpx_p_real =<br>lpx_p_min_o + Tui*ui_lpx_p_min_o                                   |
| 0x4826  | HS PREPARE MIN  | 0x32          | RW  | Bit[7:0]: hs_prepare_min[7:0]<br>Minimum value of hs_prepare, unit ns                                                                                |
| 0x4827  | HS PREPARE MAX  | 0x55          | RW  | Bit[7:0]: hs_prepare_max[7:0]<br>Maximum value of hs_prepare<br>hs_prepare_real = hs_prepare_max_o +<br>Tui*ui_hs_prepare_max_o                      |
| 0x4828  | HS EXIT MIN     | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: hs_exit_min[9:8]<br>High byte of minimum value of hs_exit,<br>unit ns                                                |
| 0x4829  | HS EXIT MIN     | 0x64          | RW  | Bit[7:0]: hs_exit_min[7:0]<br>Low byte of minimum value of hs_exit<br>hs_exit_real =<br>hs_exit_min_o + Tui*ui_hs_exit_min_o                         |
| 0x482A  | UI HS ZERO MIN  | 0x06          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_hs_zero_min[5:0]<br>Minimum UI value of hs_zero, unit UI                                                          |
| 0x482B  | UI HS TRAIL MIN | 0x04          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_hs_trail_min[5:0]<br>Minimum UI value of hs_trail, unit UI                                                        |
| 0x482C  | UI CLK ZERO MIN | 0x00          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_clk_zero_min[5:0]<br>Minimum UI value of clk_zero, unit UI                                                        |
| 0x482D  | UI CLK PREPARE  | 0x00          | RW  | Bit[7:4]: ui_clk_prepare_max<br>Maximum UI value of clk_prepare, unit UI<br>Bit[3:0]: ui_clk_prepare_min<br>Minimum UI value of clk_prepare, unit UI |
| 0x482E  | UI CLK POST MIN | 0x34          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_clk_post_min[5:0]<br>Minimum UI value of clk_post, unit UI                                                        |

**table 5-15 MIPI control registers (6 of 7)**

| address       | register name    | default value | R/W | description                                                                                                                                                                                               |
|---------------|------------------|---------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x482F        | UI CLK TRAIL MIN | 0x00          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_clk_trail_min[5:0]<br>Minimum UI value of clk_trail, unit UI                                                                                                           |
| 0x4830        | UI LPX P MIN     | 0x00          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_lpx_p_min[5:0]<br>Minimum UI value of lpx_p(pclk2x domain), unit UI                                                                                                    |
| 0x4831        | UI HS PREPARE    | 0x64          | RW  | Bit[7:4]: ui_hs_prepare_max<br>Maximum UI value of hs_prepare, unit UI<br>Bit[3:0]: ui_hs_prepare_min<br>Minimum UI value of hs_prepare, unit UI                                                          |
| 0x4832        | UI HS EXIT MIN   | 0x00          | RW  | Bit[7:6]: Not used<br>Bit[5:0]: ui_hs_exit_min[5:0]<br>Minimum UI value of hs_exit, unit UI                                                                                                               |
| 0x4833        | CTRL51           | 0x18          | RW  | Bit[7:0]: Ctrl51                                                                                                                                                                                          |
| 0x4834~0x4835 | RSVD             | —             | —   | Reserved                                                                                                                                                                                                  |
| 0x4836        | GLB MODE SEL     | 0x00          | RW  | Bit[0]: bitrate_cal_en<br>0: Use period to calculate<br>1: Use bit rate to calculate                                                                                                                      |
| 0x4837        | PCLK PERIOD      | 0x18          | RW  | Bit[7:0]: pclk_period[7:0]<br>Period of pclk2x, pclk_div=1, and 1-bit decimal                                                                                                                             |
| 0x4838        | MIPI LP GPIO0    | 0x00          | RW  | Bit[7]: lp_sel0<br>0: Auto generate mipi_lp_dir0_o<br>1: Use lp_dir_man0 to be mipi_lp_dir0_o<br>Bit[6]: lp_dir_man0<br>0: Input<br>1: Output<br>Bit[5]: lp_p0_o<br>Bit[4]: lp_n0_o<br>Bit[3:0]: Not used |
| 0x4839~0x483B | NOT USED         | —             | —   | Not Used                                                                                                                                                                                                  |
| 0x483C        | MIPI CTRL3C      | 0x02          | RW  | Bit[3:0]: t_clk_pre<br>Unit: pclk2x cycle                                                                                                                                                                 |

**table 5-15** MIPI control registers (7 of 7)

| address | register name       | default value | R/W | description                                                                                                                                                                                                                                                                    |
|---------|---------------------|---------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x483D  | MIPI LP GPIO4       | 0x00          | RW  | <p>Bit[7]: lp_ck_sel0<br/>0: Auto generate mipi_ck_lp_dir0_o<br/>1: Use lp_ck_dir_man0 to be mipi_ck_lp_dir0_o</p> <p>Bit[6]: lp_ck_dir_man0<br/>0: Input<br/>1: Output</p> <p>Bit[5]: lp_ck_p0_o<br/>Bit[4]: lp_ck_n0_o<br/>Bit[3:0]: Not used</p>                            |
| 0x484A  | SEL MIPI CTRL4A     | 0x27          | RW  | <p>Bit[5]: slp_lp_pon_man_o<br/>Set for power up</p> <p>Bit[4]: slp_lp_pon_da</p> <p>Bit[3]: slp_lp_pon_ck</p> <p>Bit[2]: mipi_slp_man_st<br/>MIPI bus status manual control enable in sleep mode</p> <p>Bit[1]: clk_lane_state</p> <p>Bit[0]: data_lane_state</p>             |
| 0x484B  | START OPTIONS       | 0x07          | RW  | <p>Bit[2]: line_st_sel_o<br/>0: Line starts after HREF<br/>1: Line starts after fifo_st</p> <p>Bit[1]: clk_start_sel_o<br/>0: Clock starts after SOF<br/>1: Clock starts after reset</p> <p>Bit[0]: sof_sel_o<br/>0: Frame starts after HREF<br/>1: Frame starts after SOF</p> |
| 0x484C  | SEL MIPI CTRL4C     | 0x03          | RW  | <p>Bit[6]: fcnt_i_select</p> <p>Bit[5]: prbs_enable</p> <p>Bit[4]: hs_test_only</p> <p>Bit[3]: MIPI high speed only test mode enable set_frame_cnt_0<br/>Set frame count to inactive mode (keep 0)</p>                                                                         |
| 0x484D  | TEST PATTEN DATA    | 0xB6          | RW  | Bit[7:0]: test_patten_data[7:0]<br>Data lane test pattern                                                                                                                                                                                                                      |
| 0x484E  | FE DLY              | 0x10          | RW  | Bit[7:0]: r_fe_dly_o<br>Last packet to frame end delay / 2                                                                                                                                                                                                                     |
| 0x484F  | TEST PATTEN CK DATA | 0x55          | RW  | Bit[7:0]: clk_test_patten_reg                                                                                                                                                                                                                                                  |

## 5.16 ISP [0x5000 - 0x5015]

**table 5-16 ISP registers (1 of 2)**

| address | register name | default value | R/W | description                                                                                                                                                                                                                      |
|---------|---------------|---------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x5000  | R ISP CTRL0   | 0x1F          | RW  | Bit[7]: Not used<br>Bit[6]: awb_gain_en<br>Bit[5]: lcd_en<br>Bit[4]: avg_en<br>Bit[3]: dgc_en<br>Bit[2]: bc_en<br>Bit[1]: wc_en<br>Bit[0]: blc_en                                                                                |
| 0x5001  | R ISP CTRL1   | 0x05          | RW  | Bit[7]: latch_en<br>Bit[6:4]: win_y_offset_adjust<br>Bit[3]: bias_man_en<br>Bit[2:0]: avg_sel<br>0x0: Before BLC<br>0x1: After BLC<br>0x2: After pre_ISP<br>0x3: After DGC<br>0x4: Not valid<br>0x5: After AWB<br>0x6: After LCD |
| 0x5002  | R ISP CTRL2   | 0x20          | RW  | Bit[7:5]: Not used<br>Bit[4]: sof_sel<br>Bit[3:2]: eof_sel<br>Bit[1:0]: Not used                                                                                                                                                 |
| 0x5003  | BIAS MAN      | 0x00          | RW  | Bit[7:0]: bias_man[7:0]                                                                                                                                                                                                          |
| 0x5004  | AWB R GAIN    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: awb_r_gain[11:8]                                                                                                                                                                                 |
| 0x5005  | AWB R GAIN    | 0x00          | RW  | Bit[7:0]: awb_r_gain[7:0]                                                                                                                                                                                                        |
| 0x5006  | AWB G GAIN    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: awb_g_gain[11:8]                                                                                                                                                                                 |
| 0x5007  | AWB G GAIN    | 0x00          | RW  | Bit[7:0]: awb_g_gain[7:0]                                                                                                                                                                                                        |
| 0x5008  | AWB B GAIN    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: awb_b_gain[11:8]                                                                                                                                                                                 |
| 0x5009  | AWB B GAIN    | 0x00          | RW  | Bit[7:0]: awb_b_gain[7:0]                                                                                                                                                                                                        |
| 0x500A  | LCD R GAIN    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: lcd_r_gain[11:8]                                                                                                                                                                                 |
| 0x500B  | LCD R GAIN    | 0x00          | RW  | Bit[7:0]: lcd_r_gain[7:0]                                                                                                                                                                                                        |
| 0x500C  | LCD G GAIN    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: lcd_g_gain[11:8]                                                                                                                                                                                 |

**table 5-16 ISP registers (2 of 2)**

| address | register name | default value | R/W | description                                                                                                                 |
|---------|---------------|---------------|-----|-----------------------------------------------------------------------------------------------------------------------------|
| 0x500D  | LCD G GAIN    | 0x00          | RW  | Bit[7:0]: lcd_g_gain[7:0]                                                                                                   |
| 0x500E  | LCD B GAIN    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: lcd_b_gain[11:8]                                                                            |
| 0x500F  | LCD B GAIN    | 0x00          | RW  | Bit[7:0]: lcd_b_gain[7:0]                                                                                                   |
| 0x5010  | ANA REAL GAIN | -             | R   | Bit[7:2]: Not used<br>Bit[1:0]: ana_real_gain[9:8]                                                                          |
| 0x5011  | ANA REAL GAIN | -             | R   | Bit[7:0]: ana_real_gain[7:0]                                                                                                |
| 0x5012  | DGC           | -             | R   | Bit[7:2]: Not used<br>Bit[1:0]: dgc[9:8]                                                                                    |
| 0x5013  | DGC           | -             | R   | Bit[7:0]: dgc[7:0]                                                                                                          |
| 0x5014  | CTRLE         | -             | R   | Bit[7]: Not used<br>Bit[6]: blk_ln_rblue_i<br>Bit[5:0]: blk_ln_num_i                                                        |
| 0x5015  | CTRLF         | -             | R   | Bit[7:6]: Not used<br>Bit[5:4]: dig_gain_i<br>Bit[3]: gain_chg_i<br>Bit[2]: fmt_chg_i<br>Bit[1]: mirror_i<br>Bit[0]: flip_i |

Confidential  
E-WELLY

### 5.17 pre-ISP [0x5080 - 0x5081, 0x5088 - 0x5091, 0x5096 - 0x50A5]

**table 5-17** pre-ISP registers (1 of 2)

| address | register name  | default value | R/W | description                                                                                                                                                                                                                                                                                                                  |
|---------|----------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x5080  | PRE ISP CTRL00 | 0x00          | RW  | Bit[7]: test_en<br>Test enable<br>Bit[6]: rolling_en<br>Bit[5]: trans_test_mode<br>Bit[4]: squ_en<br>Bit[3:2]: bar_style<br>Bit[1:0]: test_mode_sel                                                                                                                                                                          |
| 0x5081  | PRE ISP CTRL01 | 0x41          | RW  | Bit[7]: Not used<br>Bit[6]: cut_en<br>Window cut enable<br>Bit[5]: low_bits<br>ISP test, low bits to 0<br>Bit[4]: random_reset<br>Test mode, random data reset<br>Bit[3:0]: random_seed<br>Random seed                                                                                                                       |
| 0x5088  | PRE ISP CTRL08 | 0x00          | RW  | Bit[7:0]: x_manual_offset[15:8]                                                                                                                                                                                                                                                                                              |
| 0x5089  | PRE ISP CTRL09 | 0x00          | RW  | Bit[7:0]: x_manual_offset[7:0]                                                                                                                                                                                                                                                                                               |
| 0x508A  | PRE ISP CTRL10 | 0x00          | RW  | Bit[7:0]: y_manual_offset[15:8]                                                                                                                                                                                                                                                                                              |
| 0x508B  | PRE ISP CTRL11 | 0x00          | RW  | Bit[7:0]: y_manual_offset[7:0]                                                                                                                                                                                                                                                                                               |
| 0x508C  | PRE ISP CTRL12 | -             | R   | Bit[7:0]: pixel_number[15:8]                                                                                                                                                                                                                                                                                                 |
| 0x508D  | PRE ISP CTRL13 | -             | R   | Bit[7:0]: pixel_number[7:0]                                                                                                                                                                                                                                                                                                  |
| 0x508E  | PRE ISP CTRL14 | -             | R   | Bit[7:0]: line_number[15:8]                                                                                                                                                                                                                                                                                                  |
| 0x508F  | PRE ISP CTRL15 | -             | R   | Bit[7:0]: line_number[7:0]                                                                                                                                                                                                                                                                                                   |
| 0x5090  | PRE ISP CTRL16 | 0x0C          | RW  | Bit[7:6]: Not used<br>Bit[5]: mirror_opt<br>Mirror option for x offset<br>Bit[4]: flip_opt<br>Flip option for y offset<br>Bit[3]: mirror_order<br>Mirror order, bg or gb<br>Bit[2]: flip_order<br>Flip order, br or rb<br>Bit[1]: offset_man_en<br>Offset manual enable<br>Bit[0]: scale_man<br>Scale input size manual mode |

**table 5-17** pre-ISP registers (2 of 2)

| address | register name  | default value | R/W | description                                                                                                                                                                                                      |
|---------|----------------|---------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x5091  | PRE ISP CTRL17 | 0x00          | RW  | Bit[7]: dmy_man_en<br>Dummy line manual mode<br>Bit[6:4]: dmy_ln_num<br>Dummy line number<br>Bit[3]: dmy_black_half<br>Dummy line blanking half<br>Bit[2:0]: dmy_man_ratio<br>Dummy line clock/data manual ratio |
| 0x5096  | PRE ISP CTRL22 | -             | R   | Bit[7:5]: Not used<br>Bit[4]: dmy_err<br>Dummy error<br>Bit[3]: Not used<br>Bit[2:0]: auto_ratio<br>Auto clock/data ratio                                                                                        |
| 0x5097  | PRE ISP CTRL23 | -             | R   | Bit[7:4]: x_odd_inc<br>Bit[3:0]: y_odd_inc                                                                                                                                                                       |
| 0x5098  | PRE ISP CTRL24 | -             | R   | Bit[7:0]: x_offset[15:8]                                                                                                                                                                                         |
| 0x5099  | PRE ISP CTRL25 | -             | R   | Bit[7:0]: x_offset[7:0]                                                                                                                                                                                          |
| 0x509A  | PRE ISP CTRL26 | -             | R   | Bit[7:0]: y_offset[15:8]                                                                                                                                                                                         |
| 0x509B  | PRE ISP CTRL27 | -             | R   | Bit[7:0]: y_offset[7:0]                                                                                                                                                                                          |
| 0x509C  | PRE ISP CTRL28 | -             | R   | Bit[7:0]: win_x_offset[15:8]                                                                                                                                                                                     |
| 0x509D  | PRE ISP CTRL29 | -             | R   | Bit[7:0]: win_x_offset[7:0]                                                                                                                                                                                      |
| 0x509E  | PRE ISP CTRL30 | -             | R   | Bit[7:0]: win_y_offset[15:8]                                                                                                                                                                                     |
| 0x509F  | PRE ISP CTRL31 | -             | R   | Bit[7:0]: win_y_offset[7:0]                                                                                                                                                                                      |
| 0x50A0  | PRE ISP CTRL32 | -             | R   | Bit[7:0]: win_x_output_size[15:8]                                                                                                                                                                                |
| 0x50A1  | PRE ISP CTRL33 | -             | R   | Bit[7:0]: win_x_output_size[7:0]                                                                                                                                                                                 |
| 0x50A2  | PRE ISP CTRL34 | -             | R   | Bit[7:0]: win_y_output_size[15:8]                                                                                                                                                                                |
| 0x50A3  | PRE ISP CTRL35 | -             | R   | Bit[7:0]: win_y_output_size[7:0]                                                                                                                                                                                 |
| 0x50A4  | PRE ISP CTRL36 | -             | R   | Bit[7:6]: Not used<br>Bit[5:4]: x_skip<br>Bit[3:2]: Not used<br>Bit[1:0]: y_skip                                                                                                                                 |
| 0x50A5  | PRE ISP CTRL37 | -             | R   | Bit[7:4]: x_even_inc<br>Bit[3:0]: y_even_inc                                                                                                                                                                     |

### 5.18 window [0x5700 - 0x570C]

**table 5-18** window registers

| address | register name | default value | R/W | description                                                              |
|---------|---------------|---------------|-----|--------------------------------------------------------------------------|
| 0x5700  | XSTART        | 0x00          | RW  | Bit[7:5]: Not used<br>Bit[4:0]: xstart[12:8]                             |
| 0x5701  | XSTART        | 0x00          | RW  | Bit[7:0]: xstart[7:0]                                                    |
| 0x5702  | YSTART        | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: ystart[11:8]                             |
| 0x5703  | YSTART        | 0x00          | RW  | Bit[7:0]: ystart[7:0]                                                    |
| 0x5704  | X WIN         | 0x10          | RW  | Bit[7:5]: Not used<br>Bit[4:0]: x_win[12:8]                              |
| 0x5705  | X WIN         | 0xA0          | RW  | Bit[7:0]: x_win[7:0]                                                     |
| 0x5706  | Y WIN         | 0x0C          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: y_win[11:8]                              |
| 0x5707  | Y WIN         | 0x78          | RW  | Bit[7:0]: y_win[7:0]                                                     |
| 0x5708  | CONTROL       | 0x00          | RW  | Bit[2]: flip_offset_en<br>Bit[1]: mirror_offset_en<br>Bit[0]: win_man_en |
| 0x5709  | PX CNT        | –             | R   | Bit[7:5]: Not used<br>Bit[4:0]: px_cnt[12:8]                             |
| 0x570A  | PX CNT        | –             | R   | Bit[7:0]: px_cnt[7:0]                                                    |
| 0x570B  | LN CNT        | –             | R   | Bit[7:4]: Not used<br>Bit[3:0]: ln_cnt[11:8]                             |
| 0x570C  | LN CNT        | –             | R   | Bit[7:0]: ln_cnt[7:0]                                                    |

E-WELL E-VISION

## 5.19 DPC [0x5780 - 0x5794, 0x5797 - 0x579D]

**table 5-19** DPC registers (1 of 2)

| address | register name             | default value | R/W | description                                                                                                                                                                       |
|---------|---------------------------|---------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x5780  | DPC CTRL0                 | 0x14          | RW  | Bit[5]: enable_tail<br>Bit[4]: enable_saturate_crosscluster<br>Bit[3]: enable_3x3_cluster<br>Bit[2]: enable_crosscluster<br>Bit[1]: enable_general_tail<br>Bit[0]: manual_mode_en |
| 0x5781  | DPC CTRL1                 | 0x0F          | RW  | Bit[7:4]: Saturate<br>Bit[3]: enable_diffchannel_wpconn<br>Bit[2]: enable_diffchannel_bpconn<br>Bit[1]: enable_samechannel_wpconn<br>Bit[0]: enable_samechannel_bpconn            |
| 0x5782  | WTHRE LIST0               | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: wthre_list0[3:0]                                                                                                                                  |
| 0x5783  | WTHRE LIST1               | 0x02          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: wthre_list1[3:0]                                                                                                                                  |
| 0x5784  | WTHRE LIST2               | 0x01          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: wthre_list2[3:0]                                                                                                                                  |
| 0x5785  | WTHRE LIST3               | 0x01          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: wthre_list3[3:0]                                                                                                                                  |
| 0x5786  | ADPTIVE PATTERN THRE      | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: adptive_pattern_thre[3:0]                                                                                                                         |
| 0x5787  | ADPTIVE PATTERN STEP      | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: adptive_pattern_step[3:0]                                                                                                                         |
| 0x5788  | MORE CONNECTION CASE THRE | 0x0C          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: more_connection_case_thre[3:0]                                                                                                                    |
| 0x5789  | DPC LEVEL LIST0           | 0x00          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: dpc_level_list0[1:0]                                                                                                                              |
| 0x578A  | DPC LEVEL LIST1           | 0x01          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: dpc_level_list1[1:0]                                                                                                                              |
| 0x578B  | DPC LEVEL LIST2           | 0x02          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: dpc_level_list2[1:0]                                                                                                                              |
| 0x578C  | DPC LEVEL LIST3           | 0x03          | RW  | Bit[7:2]: Not used<br>Bit[1:0]: dpc_level_list3[1:0]                                                                                                                              |
| 0x578D  | GAIN LIST0                | 0x03          | RW  | Bit[7]: Not used<br>Bit[6:0]: gain_list0[6:0]                                                                                                                                     |

**table 5-19** DPC registers (2 of 2)

| address | register name | default value | R/W | description                                        |
|---------|---------------|---------------|-----|----------------------------------------------------|
| 0x578E  | GAIN LIST1    | 0x0F          | RW  | Bit[7]: Not used<br>Bit[6:0]: gain_list1[6:0]      |
| 0x578F  | GAIN LIST2    | 0x3F          | RW  | Bit[7]: Not used<br>Bit[6:0]: gain_list2[6:0]      |
| 0x5790  | MATCHING THRE | 0x08          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: matching_thre[3:0] |
| 0x5791  | STATUS THRE   | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: status_thre[3:0]   |
| 0x5792  | THRE RATIO    | 0x04          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: thre_ratio[3:0]    |
| 0x5793  | CTRL19        | 0x00          | RW  | Bit[7:0]: Ctrl19                                   |
| 0x5794  | CTRL20        | 0x03          | RW  | Bit[7:0]: Ctrl20                                   |
| 0x5797  | BTHRE         | –             | R   | Bit[7]: Not used<br>Bit[6:0]: bthre[6:0]           |
| 0x5798  | WTHRE         | –             | R   | Bit[7:5]: Not used<br>Bit[4:0]: wthre[4:0]         |
| 0x5799  | THRE1         | –             | R   | Bit[7:5]: Not used<br>Bit[4:0]: thre1[4:0]         |
| 0x579A  | THRE2         | –             | R   | Bit[7:6]: Not used<br>Bit[5:0]: thre2[5:0]         |
| 0x579B  | THRE3         | –             | R   | Bit[7]: Not used<br>Bit[6:0]: thre3[6:0]           |
| 0x579C  | THRE4         | –             | R   | Bit[7:5]: Not used<br>Bit[4:0]: thre4[4:0]         |
| 0x579D  | LEVEL         | –             | R   | Bit[7:4]: Not used<br>Bit[3:0]: level[3:0]         |

**5.20 average [0x5900 - 0x5913]****table 5-20** average registers (1 of 2)

| address | register name | default value | R/W | description                                  |
|---------|---------------|---------------|-----|----------------------------------------------|
| 0x5900  | XSTART        | 0x00          | RW  | Bit[7:5]: Not used<br>Bit[4:0]: Xstart[12:8] |
| 0x5901  | XSTART        | 0x00          | RW  | Bit[7:0]: Xstart[7:0]                        |

**table 5-20** average registers (2 of 2)

| address | register name | default value | R/W | description                                              |
|---------|---------------|---------------|-----|----------------------------------------------------------|
| 0x5902  | YSTART        | 0x00          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: Ystart[11:8]             |
| 0x5903  | YSTART        | 0x00          | RW  | Bit[7:0]: Ystart[7:0]                                    |
| 0x5904  | X WIN         | 0x10          | RW  | Bit[7:5]: Not used<br>Bit[4:0]: x_win[12:8]              |
| 0x5905  | X WIN         | 0xA0          | RW  | Bit[7:0]: x_win[7:0]                                     |
| 0x5906  | Y WIN         | 0x0C          | RW  | Bit[7:4]: Not used<br>Bit[3:0]: y_win[11:8]              |
| 0x5907  | Y WIN         | 0x78          | RW  | Bit[7:0]: y_win[7:0]                                     |
| 0x5908  | R AVG CTRL08  | 0x11          | RW  | Bit[7:4]: wt1<br>Bit[3:0]: wt0                           |
| 0x5909  | R AVG CTRL09  | 0x11          | RW  | Bit[7:4]: wt3<br>Bit[3:0]: wt2                           |
| 0x590A  | R AVG CTRL0A  | 0x11          | RW  | Bit[7:4]: wt5<br>Bit[3:0]: wt4                           |
| 0x590B  | R AVG CTRL0B  | 0x11          | RW  | Bit[7:4]: wt7<br>Bit[3:0]: wt6                           |
| 0x590C  | R AVG CTRL0C  | 0x11          | RW  | Bit[7:4]: wt9<br>Bit[3:0]: wt8                           |
| 0x590D  | R AVG CTRL0D  | 0x11          | RW  | Bit[7:4]: wt11<br>Bit[3:0]: wt10                         |
| 0x590E  | R AVG CTRL0E  | 0x11          | RW  | Bit[7:4]: wt13<br>Bit[3:0]: wt12                         |
| 0x590F  | R AVG CTRL0F  | 0x11          | RW  | Bit[7:4]: wt15<br>Bit[3:0]: wt14                         |
| 0x5910  | R AVG CTRL10  | 0x02          | RW  | Bit[7:2]: Not used<br>Bit[1]: avg_opt<br>Bit[0]: avg_man |
| 0x5911  | WT SUM O      | -             | R   | Bit[7:0]: wt_sum_o[7:0]                                  |
| 0x5912  | AVG SCCB DONE | -             | R   | Bit[7:1]: Not used<br>Bit[0]: avg_sccb_done[0]           |
| 0x5913  | AVG           | -             | R   | Bit[7:0]: avg[7:0]                                       |

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## 6 operating specifications

### 6.1 absolute maximum ratings

**table 6-1** absolute maximum ratings

| parameter                                          | absolute maximum rating <sup>a</sup> |       |
|----------------------------------------------------|--------------------------------------|-------|
| ambient storage temperature                        | -40°C to +125°C                      |       |
|                                                    | $V_{DD-A}$                           | 4.5V  |
| supply voltage (with respect to ground)            | $V_{DD-D}$                           | 3V    |
|                                                    | $V_{DD-IO}$                          | 4.5V  |
| electro-static discharge (ESD)                     | human body model                     | 2000V |
|                                                    | machine model                        | 200V  |
| all input/output voltages (with respect to ground) | -0.3V to $V_{DD-IO} + 1V$            |       |
| I/O current on any input or output pin             | $\pm 200$ mA                         |       |
| peak solder temperature (10 second dwell time)     | 245°C                                |       |

- a. exceeding the absolute maximum ratings shown above invalidates all AC and DC electrical specifications and may result in permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 6.2 functional temperature

**table 6-2** functional temperature

| parameter                             | range                               |
|---------------------------------------|-------------------------------------|
| operating temperature <sup>a</sup>    | -30°C to +85°C junction temperature |
| stable image temperature <sup>b</sup> | 0°C to +50°C junction temperature   |

- a. sensor functions but image quality may be noticeably different at temperatures outside of stable image range
- b. image quality remains stable throughout this temperature range

**note**

The OV2680 can use either the internal regulator or an external power supply to provide digital core 1.58V DVDD. When an external 1.58V is used to provide DVDD power, register bit 0x3605[3] must be set to 1 to bypass the internal regulator.

### 6.3 DC characteristics

**table 6-3 DC characteristics ( $30^{\circ}\text{C} < T_j < 85^{\circ}\text{C}$ )**

| symbol                                                                                            | parameter                                                         | min  | typ  | max  | unit |
|---------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|------|------|------|------|
| <b>supply</b>                                                                                     |                                                                   |      |      |      |      |
| V <sub>DD-A</sub>                                                                                 | supply voltage (analog)                                           | 2.6  | 2.8  | 3.0  | V    |
| V <sub>DD-IO</sub>                                                                                | supply voltage (digital I/O)                                      | 1.7  | 1.8  | 3.0  | V    |
| V <sub>DD-D</sub> <sup>a</sup>                                                                    | supply voltage (digital core for 1-lane MIPI up to 750 Mbps/lane) | 1.53 | 1.58 | 1.62 | V    |
| <b>DOVDD = 1.8V, AVDD = 2.8V, external DVDD = 1.58V</b>                                           |                                                                   |      |      |      |      |
| I <sub>DD-A</sub>                                                                                 |                                                                   | 21   |      |      | mA   |
| I <sub>DD-IO</sub>                                                                                | active (operating) current<br>full size @ 30fps, RAW              | 1.6  |      |      | mA   |
| I <sub>DD-D</sub>                                                                                 |                                                                   | 39   |      |      | mA   |
| I <sub>DD-A</sub>                                                                                 |                                                                   | 16   |      |      | mA   |
| I <sub>DD-IO</sub>                                                                                | active (operating) current<br>full size @ 15fps, RAW              | 1.5  |      |      | mA   |
| I <sub>DD-D</sub>                                                                                 |                                                                   | 22   |      |      | mA   |
| <b>standby current</b>                                                                            |                                                                   |      |      |      |      |
| I <sub>DD-SCCB</sub>                                                                              | standby current <sup>b</sup>                                      | 50   |      |      | µA   |
| I <sub>DD-XSHUTDN</sub> <sup>c</sup>                                                              |                                                                   | <1   |      |      | µA   |
| <b>digital inputs (typical conditions: AVDD = 2.8V, DVDD = 1.58V, DOVDD = 1.8V, EVDD = 1.58V)</b> |                                                                   |      |      |      |      |
| V <sub>IIL</sub>                                                                                  | input voltage LOW                                                 |      | 0.54 |      | V    |
| V <sub>IH</sub>                                                                                   | input voltage HIGH                                                | 1.26 |      |      | V    |
| C <sub>IN</sub>                                                                                   | input capacitor                                                   |      | 10   |      | pF   |
| <b>digital outputs (standard loading 25 pF)</b>                                                   |                                                                   |      |      |      |      |
| V <sub>OH</sub>                                                                                   | output voltage HIGH                                               | 1.62 |      |      | V    |
| V <sub>OL</sub>                                                                                   | output voltage LOW                                                |      | 0.18 |      | V    |
| <b>serial interface inputs</b>                                                                    |                                                                   |      |      |      |      |
| V <sub>IIL</sub> <sup>d</sup>                                                                     | SIOC and SIOD                                                     | -0.5 | 0    | 0.54 | V    |
| V <sub>IH</sub>                                                                                   | SIOC and SIOD                                                     | 1.28 | 1.8  | 3.0  | V    |

- a. using the internal regulator is strongly recommended for minimum power down current
- b. standby current is measured at room temperature
- c. if using an external DVDD, it is necessary to cut off external DVDD outside the sensor to eliminate leakage current
- d. based on DOVDD = 1.8V

## 6.4 timing characteristics

**table 6-4** timing characteristics

| symbol                     | parameter                  | min | typ | max          | unit |
|----------------------------|----------------------------|-----|-----|--------------|------|
| oscillator and clock input |                            |     |     |              |      |
| $f_{osc}$                  | frequency (XVCLK)          | 6   | 24  | 27           | MHz  |
| $t_r, t_f$                 | clock input rise/fall time |     |     | 5 ( $10^a$ ) | ns   |

a. if using internal PLL

## 6.5 power up sequence

The sensor includes an on-chip initial power-up reset feature that will reset the whole chip during power up.

## 6.6 hardware and software standby

The following suspend modes are available for the OV2680:

- hardware standby  
To initiate hardware standby mode, the XSHUTDN pin must be tied to low. When this occurs, the OV2680 internal device clock is halted and all internal counters and registers are reset.
- Note: The OV2680 requires cutting off all power supplies: AVDD, DOVDD (and DVDD if using an external DVDD) at XSHUTDOWN mode.
- SCCB software standby  
Executing a software standby through the SCCB interface suspends internal circuit activity, but does not halt the device clock. All register content is maintained in standby mode.

## 6.7 power up and power down sequence

### 6.7.1 power up sequence

The digital and analog supply voltages can be powered up in any order, for example (DOVDD then AVDD or AVDD then DOVDD).

### 6.7.2 on-chip power up

- if XSHUTDN is low when the power supplies are brought up, sensor will go into hardware standby mode
- if XSHUTDN is high when the power supplies are brought up, sensor will go into software standby mode


The XVCLK clock can either be initially low and then enabled during software standby mode or XVCLK can be a free running clock.

**table 6-5 power up sequence timing constraints power up**

| constraint                                                           | label           | min                                                                                        | max | unit         |
|----------------------------------------------------------------------|-----------------|--------------------------------------------------------------------------------------------|-----|--------------|
| AVDD rising – DOVDD rising                                           | t0              | AVDD and DOVDD may rise in any order.<br>rising separation can vary from 0 ns to infinity. |     | ns           |
| DOVDD rising – AVDD rising                                           | t1              |                                                                                            |     | ns           |
| AVDD rising – XSHUTDN rising                                         | t2              | 0.0                                                                                        |     | ns           |
| XSHUTDN rising – first SCCB transaction                              | t3 <sup>a</sup> | 8192                                                                                       |     | XVCLK cycles |
| minimum number of XVCLK cycles prior to the first SCCB transaction   | t4              | 8192                                                                                       |     | XVCLK cycles |
| PLL start up/lock time                                               | t5              | 0.2                                                                                        |     | ms           |
| entering streaming mode – first frame start sequence (fixed part)    | t6              | 10                                                                                         |     | ms           |
| entering streaming mode – first frame start sequence (variable part) | t7              | delay is the integration time value                                                        |     | lines        |



a. when using the internal DVDD, an additional 1ms must be added to t3 to wait for SCCB to become stable

**figure 6-1 power up sequence**



2680\_DS\_6\_1

figure 6-2 standby sequence



Confidential  
E-WELLY

## 6.8 power down sequence

The digital and analog supply voltages can be powered down in any order (e.g. DOVDD, then AVDD or AVDD, then DOVDD). Similar to the power-up sequence, the XVCLK input clock may be either gated or continuous. If the SCCB command to exit streaming is received while a frame of MIPI data is being output, then the sensor must wait to the MIPI frame end code before entering software standby mode.


If the SCCB command to exit streaming mode is received during the inter frame time, then the sensor must enter software standby mode immediately.

**table 6-6** power down sequence timing constraints

| constraint                                                                | label | min                                                                                                                                                              | max | unit         |
|---------------------------------------------------------------------------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------|
| enter software standby SCCB command device in software standby mode       | t0    | when a frame of MIPI data is output, wait for the MIPI end code before entering the software for standby; otherwise, enter the software standby mode immediately |     |              |
| minimum of XVCLK cycles after the last SCCB transaction or MIPI frame end | t1    | 512                                                                                                                                                              |     | XVCLK cycles |
| last SCCB transaction or MIPI frame end, XSHUTDN falling                  | t2    | 512                                                                                                                                                              |     | XVCLK cycles |
| XSHUTDN falling - AVDD falling                                            | t3    | 0.0                                                                                                                                                              |     | ns           |
| AVDD falling - DOVDD falling                                              | t4    | AVDD and DOVDD may fall in any order, the falling separation can vary from 0 ns to infinity                                                                      |     | ns           |
| DOVDD falling - AVDD falling                                              | t5    |                                                                                                                                                                  |     | ns           |

Confidential  
E-WELLY


figure 6-3 power down sequence



## 7 mechanical specifications

### 7.1 physical specifications

**figure 7-1** package specifications



**table 7-1** package dimensions


| parameter                                 | symbol | min       | typ  | max  | unit |
|-------------------------------------------|--------|-----------|------|------|------|
| package body dimension x                  | A      | 4155      | 4180 | 4205 | µm   |
| package body dimension y                  | B      | 3455      | 3480 | 3505 | µm   |
| package height                            | C      | 680       | 740  | 800  | µm   |
| ball height                               | C1     | 100       | 130  | 160  | µm   |
| package body thickness                    | C2     | 575       | 610  | 645  | µm   |
| thickness from top glass surface to wafer | C3     | 425       | 445  | 465  | µm   |
| glass thickness                           | C4     | 385       | 400  | 415  | µm   |
| air gap between sensor and glass          | C5     | 41        | 45   | 49   | µm   |
| ball diameter                             | D      | 220       | 250  | 280  | µm   |
| total pin count                           | N      | 47 (3 NC) |      |      |      |
| pins pitch x-axis                         | J1     | 510       |      |      |      |
| pins pitch y-axis                         | J2     | 480       |      |      |      |
| edge-to-pin center distance along x       | S1     | 275       | 305  | 335  | µm   |
| edge-to-pin center distance along y       | S2     | 510       | 540  | 570  | µm   |

## 7.2 IR reflow specifications

**figure 7-2** IR reflow ramp rate requirements



**note**  
The OV2680 uses a lead free package.



2680\_CSP5\_DS\_7.2

**table 7-2** reflow conditions<sup>ab</sup>

| zone                              | description                                 | exposure                                              |
|-----------------------------------|---------------------------------------------|-------------------------------------------------------|
| ramp up A ( $T_0$ to $T_{\min}$ ) | heating from room temperature to 150°C      | temperature slope $\leq 3^{\circ}\text{C}$ per second |
| soaking                           | heating from 150°C to 200°C                 | 90 ~ 150 seconds                                      |
| ramp up B ( $t_L$ to $T_p$ )      | heating from 217°C to 245°C                 | temperature slope $\leq 3^{\circ}\text{C}$ per second |
| peak temperature                  | maximum temperature in SMT                  | 245°C +0/-5°C (duration max 30sec)                    |
| reflow ( $t_L$ to $T_L$ )         | temperature higher than 217°C               | 30 ~ 120 seconds                                      |
| ramp down A ( $T_p$ to $T_L$ )    | cooling down from 245°C to 217°C            | temperature slope $\leq 3^{\circ}\text{C}$ per second |
| ramp down B ( $T_L$ to $T_f$ )    | cooling down from 217°C to room temperature | temperature slope $\leq 2^{\circ}\text{C}$ per second |
| $T_0$ to $T_p$                    | room temperature to peak temperature        | $\leq 8$ minutes                                      |


a. maximum number of reflow cycles =3

b. N2 gas reflow or control O2 gas PPM<500 as recommendation

## 8 optical specifications

### 8.1 sensor array center

**figure 8-1** sensor array center




**note 1** this drawing is not to scale and is for reference only.

**note 2** as most optical assemblies invert and mirror the image, the chip is typically mounted with pins A1 to A8 oriented down on the PCB.

2680\_CSP5\_DS\_8\_1

## 8.2 lens chief ray angle (CRA)

**figure 8-2** chief ray angle (CRA)



**table 8-1** CRA versus image height plot (1 of 2)

| field (%) | image height (mm) | CRA (degrees) |
|-----------|-------------------|---------------|
| 0.00      | 0                 | 0             |
| 0.05      | 0.087             | 2.42          |
| 0.10      | 0.175             | 4.83          |
| 0.15      | 0.263             | 7.23          |
| 0.20      | 0.35              | 9.57          |
| 0.25      | 0.438             | 11.86         |
| 0.30      | 0.525             | 14.09         |
| 0.35      | 0.613             | 16.23         |
| 0.40      | 0.7               | 18.29         |
| 0.45      | 0.787             | 20.23         |

**table 8-1** CRA versus image height plot (2 of 2)

| field (%) | image height (mm) | CRA (degrees) |
|-----------|-------------------|---------------|
| 0.50      | 0.875             | 22.05         |
| 0.55      | 0.963             | 23.68         |
| 0.60      | 1.05              | 25.08         |
| 0.65      | 1.138             | 26.24         |
| 0.70      | 1.225             | 27.11         |
| 0.75      | 1.313             | 27.75         |
| 0.80      | 1.4               | 28.19         |
| 0.85      | 1.488             | 28.45         |
| 0.90      | 1.575             | 28.53         |
| 0.95      | 1.663             | 28.41         |
| 1.00      | 1.75              | 28.19         |

Confidential for  
E-WELLY

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11

## revision history

version 1.0            08.23.2013

- initial release

version 1.01            12.13.2013

- in key specifications, changed active power requirements from TBD to 123mW and XSHUTDN power requirements from <5 µA to <1 µA
- in table 2-2, changed last column from "pixel clock" to "MIPI total bit rate and changed all entries in last column to "1-lane x 660Mbps"
- in table 6-3, updated active current for full size @ 30fps, YUV, added rows for active current for full size @ 15fps, and updated typ values for standby current

version 1.1            02.21.2014

- in chapter 2, updated section 2.9
- in table 5-5, changed description of register bit 0x3503[5] to "0: Delay 1 frame latch; 1: No delay latch", changed description of register bit 0x3503[4] to "0: Gain delay depends on register bit 0x3503[5]; 1: Gain delay depends on exposure change, if exp\_change, it means gain delay 1 frame latch and if exp\_no\_change, it means gain no delay latch", and changed description of register bit 0x3503[3] to "debug\_opt"
- in section 6.6, added "Note: The OV2680 requires cutting off all power supplies: AVDD, DOVDD (and DVDD if using an external DVDD) at XSHUTDOWN mode."

version 1.11            03.03.2014

- in table 6-3, changed subheader row to "digital inputs (typical conditions: AVDD = 2.8V, DVDD = 1.58V, DOVDD = 1.8V, EVDD = 1.58V)"

**OV2680**

color CMOS UXGA (1600 x 1200) image sensor with OmniPixel3-HS™ technology

Confidential for  
E-WELLY



proprietary to OmniVision Technologies

PRELIMINARY SPECIFICATION

version 1.11



defining the future of digital imaging™

## OmniVision Technologies, Inc.

### UNITED STATES

4275 Burton Drive  
Santa Clara, CA 95054  
**tel:** +1 408 567 3000  
**fax:** +1 408 567 3001  
**email:** salesamerican@ovt.com

### UNITED KINGDOM

Hampshire +44 1256 744 610

### GERMANY

Munich +49 89 63 81 99 88

### INDIA

Bangalore +91 988 008 0140

### CHINA

Beijing +86 10 6580 1690  
Shanghai +86 21 6175 9888  
Shenzhen +86 755 8384 9733  
Hong Kong +852 2403 4011

### JAPAN

Yokohama +81 45 478 7977  
Osaka +81 6 4964 2606

### KOREA

Seoul +82 2 3478 2812

### SINGAPORE

+65 6933 1933

### TAIWAN

Taipei +886 2 2657 9800  
Hsinchu +886 3 6110933