


#### **CHANGES**

No. A	pplicable Section	Description	Page(s)
1.	Application Circuit Figs. 2 & 3	Add reference note.	3, 4
2.	Functional Specifications	Correct <u>a)</u> 'Operating Frequency on DRV1 & 2 Pin' Min., Typ. and Max. limits, <u>b)</u> 'LPWM Frequency' Min. and Typ. limits, <u>c)</u> 'Ignition Time' parameter title, and <u>d)</u> 'Lamp Current Reference' parameter title and unit.	6
3.	Functional Description, 4.	Last sentence, add "CT" pin number.	7
4.	Functional Description, 5.	Last sentence, add "pin 2" name, and correct formula.	7
5.	Functional Description, 8.	4 <sup>th</sup> line, correct to read "voltage at the CCFL for approximately two seconds."	7
6.	Functional Description, 9.	3 <sup>rd</sup> paragraph, 5 <sup>th</sup> line, correct to read "…is set by external capacitors C9 <b>and C11 connected to CT (Pin</b> <b>2)</b> ", deleting ", CT (Pin 2)" from the following sentence.	7, 8
7.	Functional Description, 9.	4 <sup>th</sup> paragraph, correct formula and add last sentence.	8
8.	Throughout data sheet	Miscellaneous corrections.	<u> </u>

7. Functional Description, 9.	4 paragraph, correct formula and add last senter	ice. o			
8. Throughout data sheet Miscellaneous corrections					
<b>REVISION HISTORY</b>	EDYCO	33. Vans			
Revision No.	Description of change	Release Date			
0.90 Initial release		03/27/03			





Preliminary OZ9RR

## **LCD Monitor CCFL Inverter Controller**

#### FEATURES

- Low cost LCD monitor inverter solution
- Constant operating frequency
- Operating frequency c an be sy nchronized with external signal
- Integrated sy nchronized PW M dimming control with wide dimming range
- Built-in intelligence for ignition and normal operation of CCFLs
- Built-in open-lamp protection and overvoltage protection
- Optimized soft-start function
- Higher reliability and longer life
- Supports multiple CCFLs
- Minimum external components

### ORDERING INFORMATION

OZ9RRG – 8 pin plastic SOIC OZ9RRD – 8 pin plastic DIP

#### **GENERAL DESCRIPTION**

The patent pending OZ 9RR is a cost-effective CCFL (Cold Cathode F luorescent Lamp) Pow er Management controller designed for multiple CCFL LCDM (Liquid Cry stal Display Monitor) applications.

OZ9RR operates at a constant operating frequency. T he operating frequency can be synchronized with an external signal that eliminates any undesir ed interference betw een the controller and LCD panel.

The controller provides a w ide dimming range control with a low -frequency Pulse W idth Modulation (LPWM) dimming function. T he control logic provides a regulated ignition voltage and appropriate protection for over-voltage or over-current conditions. The OZ 9RR offers a high level of integration, while maintaining flexibility and high-efficiency operation that reduces component heating. This results in higher reliab ility and longer CCFL life. The proprietary (patent pending) design technique provides a simpler, lower-cost system solution.

Operating in a zero-vol tage switching, push-pull topology, the OZ 9RR achieves high power conversion efficiency. T he highly integrated controller encompasses current and voltage regulation, soft-start operation, over-voltage protection and an external enabling function while maintaining a high-degree of design flexibility . The application requires a minimum number of off-the-shelf components.

The CCFL backlight controller is designed for a wide range of input voltages. It provides a wide dimming range by converting an external analog control input into a built-in LPWM dimming function. The controller converts unregulated DC voltages into a nearly sinusoidal lamp voltage and current waveforms.

The OZ9RR is available in 8-pin SOIC and 8-pin PDIP packages.

OZ9RR is specified over the commercial temperature range from 0°C to 70°C.

# Preliminary OZ9RR




Figure 1. OZ9RR Functional Block Diagram






Figure 2. OZ9RR Typical Application Circuit: Separate Ground






Figure 3. OZ9RR Typical Application Circuit: Common Ground

#### **OZ9RR PIN DESCRIPTION**

Names Pin	No.	I/O	Description
ENA_SST_CMP	1	I/O	Enable, Soft Start Time and Compensation of Current Error Amplifier
CT	2	I/O	Timing Capacitor to Set Operating Frequency
GNDA	3		Ground
DRV2	4	0	N MOSFET Drive Output
DRV1	5	0	N MOSFET Drive Output
VDDA	6		Supply Voltage Input
VSEN_DIM	7	I	Voltage Sense_ Input Analog Signal for PWM Dimming Control
ISEN	8	I	Lamp Current Detection & Control

# SER AND SOUNT AND SOUNT AND SOUND AN ABSOLUTE MAXIMUM RATINGS WITH RESPECT TO INPUT **POWER SOURCE RETURN REFERENCE**

Input Voltage VDDA	7.0V <sup>(1)</sup>
GNDA +	/- 0.3V
Logic inputs	-0.3V to VDDA +0.3V

Operating temp.	0°C	to +70 °C
Operating junction temp.		125 °C
Storage temp.	-55 °C	to 150 °C

# RECOMMENDED OPERATING RANGE

		· · · · · · · · · · · · · · · · · · ·		
Input Voltage			4.5V to 5.5V	]
f <sub>op</sub>		30K	Hz to 150KHz	
		cV	C	
	5	03		

Note <sup>(1)</sup>: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The "Functional Specifications" table will define the conditions for actual device operation. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### FUNCTIONAL SPECIFICATION

Parameter	Symbol	Test Conditions		Limits		Unit	
		VDDA=5V; CT=357pF; CssT=12.1nF; Tamb=25°C unless otherwise specified	Min	Тур	Max		
Supply Current							
Stand By	I <sub>dds</sub>	V1=0V; V8=0V	-	350	470	μΑ	
Operating	l <sub>dd</sub>	V1=2V; V8=0V	-	3.9	6.0	mA	
Soft Start Current Source	Isst	V1=0V; V8=0V; V7=0V	2.4	3.0	3.5	μA	
Under Voltage Lockout	UVLO V	1=1V; VDDA from 0V to 5V	3.2 3.8		4.2	V	
ENA_SST_CMP Pin - Low	VCMP		0.96	1.07	1.10	V	
CT Pin Peak Valley							ć
CT Pin Peak	Vpeak	V1=2V; V8=660mV; V7=2.8V 2	.90	3.06	3.20	V	310
CT Pin Valley	Vvalley	V1=2V; V8=660mV; V7=2.8V 0	.95	1.02	1.15	V	3
Operating Frequency on DRV1 & DRV2 Pin	fop	V1=1.2V; V8=660mV; V7=2.8V	44.0	48.5	53.0	kHz	
LPWM Frequency	fLF	V1=1.2V; V8=660mV; V7=1.5V	190	210	231	Hz	
Dimming							
Minimum Brightness	VSEN_DIM	Typical 10%	-		0.22	V	
Maximum Brightness	VSEN_DIM		2.39	5	-	V	
Pulse Width on DRV1 & DRV2 (active high)							
Minimum		V1=0.8V; V8=0V; V7=0V 0.1	10	0.2	0.3	μsec	
Maximum		V1=3V; V8=0V; V7=0V 6.6	Y	6.8	7.0	μsec	
Over Voltage Protection Threshold	OVP (V7)	V1=1.5V; V8=0V	2.90	3.10	3.25	V	
Open Lamp Protection Threshold	OPLAMP (V1)	V8=0V; V7=0V 3.4		3.8	4.2	V	
Ignition Time ( Open Lamp Time Out )		V8=0V; V7=0V	1.7	2.0	2.3	sec	
Lamp Current Reference Voltage	ISEN		1.19	1.25	1.31	V	
V1 (ENA_SST_CMP Pin) Threshold			500	550	600	mV	
Drivers							
DRV1	Ron	For lout= 70 mA	10	18	26	Ω	
DRV2	Ron	For lout= 70 mA	10	18	26	Ω	

Note: Parameters, symbol and test conditions columns,  $\mathsf{Vx}{=}\mathsf{V}\mathsf{PIN}$  NUMBER

#### FUNCTIONAL DESCRIPTION

#### **1. Power Conversion**

The power train uses a zero voltage sw itching push-pull topology to provide sy mmetrical drive pulses to the tank circuit that includes the transformer(s), output capacitors and the CCFL/panel load, to yield quasi-sinusoidal CCFL voltage and current w aveforms. High-efficiency operation of the OZ 9RR y ields low er heat dissipation for the inverter sy stem resulting in higher reliability.

OZ9RR controller provides a low system cost.

Refer to F igures 1 and 2 on pages 2 and 3, respectively for the following sections.

#### 2. Enable

The OZ9RR is enabled when the voltage on Pin-1 is greater than 0.55V.

#### 3. Soft Start (SST)

Connecting an external capacitor to Pin 1 provides the SST function. A charging current is provided to capacitor C5. At Start-up, as capacitor C5 charges, t he voltage level controls the gradual increase in pow er to the transformer. This reduces in-rush current and provides reliable operation to the CCFL.

#### 4. Ignition

The ignition process requires a higher striking frequency to strike the CCF L. T he striking frequency is approximately 1.3 times the normal operating frequency. T he striking frequency is determined by CT (Pin 2) external capacitors, C9 and C11.

#### 5. Normal Operation

Once the CCF L is ignited and current is sensed at Pin 8 (ISEN), the c ontrol loop regulates the CCFL current. T he operating frequency is determined by the external capacitors C  $_{T}(C9 \& C11)$  at CT (Pin 2), where the approximate operating frequency is calculated by the following equation.

$$f_{op} = \frac{19 \times 10^3}{1.1 \times C_T [pF]}$$
 [kHz]

#### 6. Over-Voltage Protection

The control logic protects the transformer from an abnormal high voltage at the secondary output.

During start up, VSEN\_DIM (Pin 7) senses the voltage on the transformer secondary . W hen VSEN reaches 3V, the output voltage is regulated. An internal timer is activated to provide sufficient time for CCF L ignition. If no current is sensed after approximately 2.0 seconds, the OZ9RR shuts off. Toggling the enable signal from low to high will resume normal operation.

#### 7. Open Lamp Protection

When a CCF L is removed or damaged during normal operation, the OZ9RR shuts off the output drives. When the damaged lamp is replaced, toggling the enable pin from low to high resumes normal operation.

#### 8. Aged CCFL Ignition

During the ignition process, the controller senses the voltage at the CCF L. F or an open-circuit condition, the pow er train delivers a regulated voltage at the CCF L for approximately two seconds. T his is to ensure that any aged, slowturn-on CCF L is provided w ith sufficient voltage and time to ignite.

#### 9. Dimming Control

The OZ 9RR internal LPW M dimming control circuitry provides a w ide low-frequency dimming range. The input to Pin 7 (VSEN\_DIM) is an analog voltage of 0.2V to 2.3V that produces a LPWM duty cycle of 10% to 100%.

The output of the LPW M signal has a duty cycle proportional to the input dimming signal command (VDIM). A resistive netw ork (R1, R2 and R3) is inserted betw een the external dimming input and Pin 7 to provide user flexibility for different dimming input voltage ranges, such as 0V to 3V or 0V to 5V.

A wide dimming range is achieved by utilizing LPWM control method, via the low -frequency PWM generator circuitry . OZ 9RR operates in a constant frequency mode, in which the frequency is set by external capacitors C9 and C11 connected to CT (Pin 2). The operating frequency


# Preliminary OZ9RR

and LPW M frequency The approximate dimming frequency are internally (low synchronized. The operating frequency can also frequency) is internally generated and calculated be synchronized to the LCD monitor system by using the following equation: providing an external signal to pin 2. This eliminates any undesir ed interference betw een 75 x10<sup>3</sup> the controller and LCD panel, as the interference f<sub>LF</sub> = [Hz] is usually associated w ith variable-frequency CT [pF] design. Interference may result in a poor user Please contact y our local implementation details. experience because of "w aterfall" display field office for distortion and other poor display appearance. gshu vang chen Fengonik



#### **PACKAGE INFORMATION**


#### **8-PIN SOIC**





#### PACKAGE INFORMATION

#### 8-PIN DIP



#### **IMPORTANT NOTICE**

No portion of O<sub>2</sub>Micro specifications/datasheets or any of its subparts may be reproduced in any form, or by any means, without prior written permission from O<sub>2</sub>Micro.

O<sub>2</sub>Micro and its subsidiaries reserve the right to make changes to their datasheets and/or products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

O<sub>2</sub>Micro warrants performance of its products to the specifications applicable at the time of sale in accordance with O<sub>2</sub>Micro's standard warranty. Testing and other quality control techniques are utilized to the extent O<sub>2</sub>Micro deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customer acknowledges that O<sub>2</sub>Micro products are not designed, manufactured or intended for incorporation into any systems or products intended for use in connection with life support or other hazardous activities or environments in which the failure of the O2Micro products could lead to death, bodily injury, or property or environmental damage ("High Risk Activities"). O2Micro hereby disclaims all warranties, and O2Micro will have no liability to Customer or any third party, relating to the use of O2Micro products in connection with any High Risk Activities.

Any support, assistance, recommendation or information (collectively, "Support") that O<sub>2</sub>Micro may provide to you (including, without limitation, regarding the design, development or debugging of your circuit board or other application) is provided "AS IS." O2Micro does not make, and hereby disclaims, any warranties regarding any such Support, including, without limitation, any warranties of merchantability or fitness for a particular purpose, and any warranty that such Support will be accurate or error free or that your circuit board or other application will be operational or functional. O2Micro will have no liability to you under any legal theory in connection with your use of or reliance on such Support. SERIAL NTO CHENGENOS SERIASED CHENFENOS RELEAMR.

COPYRIGHT © 2003, O2Micro International Limited