


# P0908AD


## N-Channel Logic Level Enhancement Mode MOSFET

### PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
80V	9m $\Omega$ @ $V_{GS} = 10V$	69A



TO-252



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>3</sup>	$T_C = 25\text{ }^\circ\text{C}$	$I_D$	69	A
	$T_C = 100\text{ }^\circ\text{C}$		44	
Pulsed Drain Current <sup>1,2</sup>		$I_{DM}$	160	
Avalanche Current		$I_{AS}$	38	
Avalanche Energy	$L = 0.1\text{mH}$	$E_{AS}$	72	mJ
Power Dissipation	$T_C = 25\text{ }^\circ\text{C}$	$P_D$	96	W
	$T_C = 100\text{ }^\circ\text{C}$		38	
Operating Junction & Storage Temperature Range		$T_j, T_{stg}$	-55 to 150	$^\circ\text{C}$

### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		1.3	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		62.5	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Limited only by maximum temperature allowed.

<sup>3</sup>Package limitation current is 55A.

# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET

### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	80			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2	3	4	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 64V, V <sub>GS</sub> = 0V			1	μA
		V <sub>DS</sub> = 60V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C			10	
Drain-Source On-State Resistance <sup>1</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 7V, I <sub>D</sub> = 15A		8.4	12	mΩ
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		7.7	9	
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 20A		57		S
<b>DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz		2853		pF
Output Capacitance	C <sub>oss</sub>			355		
Reverse Transfer Capacitance	C <sub>rss</sub>			199		
Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V, f = 1MHz		0.9		Ω
Total Gate Charge <sup>2</sup>	Q <sub>g</sub>	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		55		nC
Gate-Source Charge <sup>2</sup>	Q <sub>gs</sub>			15		
Gate-Drain Charge <sup>2</sup>	Q <sub>gd</sub>			19		
Turn-On Delay Time <sup>2</sup>	t <sub>d(on)</sub>	V <sub>DD</sub> = 40V, I <sub>D</sub> ≅ 20A, V <sub>GS</sub> = 10V, R <sub>GEN</sub> = 6Ω		37		nS
Rise Time <sup>2</sup>	t <sub>r</sub>			45		
Turn-Off Delay Time <sup>2</sup>	t <sub>d(off)</sub>			61		
Fall Time <sup>2</sup>	t <sub>f</sub>			42		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T<sub>J</sub> = 25 °C)</b>						
Continuous Current <sup>3</sup>	I <sub>S</sub>				68	A
Forward Voltage <sup>1</sup>	V <sub>SD</sub>	I <sub>F</sub> = 20A, V <sub>GS</sub> = 0V			1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 20A, di <sub>F</sub> /dt = 100A/μs		34		nS
Reverse Recovery Charge	Q <sub>rr</sub>				37	


<sup>1</sup>Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.

<sup>3</sup>Package limitation current is 55A.


# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET



# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET




# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET

### Package Dimension

### TO-252 (DPAK) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	8.9	10	10.41	J	4.8		5.64
B	2.1	2.2	2.4	K	0.15		1.1
C	0.4	0.5	0.61	L	0.4	0.76	0.89
D	0.82	1.2	1.5	M	4.2	4.58	5
E	0.4	0.5	0.61	S	4.9	5.1	5.3
F	0		0.2	T	4.6	4.75	5.44
G	5.3	6.1	6.3	U	1.4		1.78
H	0.9		1.7	V	0.55	1.25	1.7
I	6.3	6.5	6.8				




\*因为各家封装模具不同而外观略有所差异，不影响电性及Layout。


# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET

### A. Marking Information



### B. Tape & Reel Information: 2500pcs/Reel




# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET

### C. Lot.No. & Date Code rule


#### 1.LOT.NO.

M N 15M21 03




#### 2.Date Code

D Y M X XXX



#### 3.Date Code (for Small package)

XX Y WW





# P0908AD

## N-Channel Logic Level Enhancement Mode MOSFET

### D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文"0"和数字"0", "G"和"Q"的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert "/" between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least