




P1003EK

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	10.5mΩ @ $V_{GS} = -10V$	-30A



PDFN 5*6P

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	
Continuous Drain Current	I_D	-30	A
		-63	
		-40	
Pulsed Drain Current ¹	I_{DM}	-120	
Continuous Drain Current	I_D	-12	
		-10	
Avalanche Current	I_{AS}	-45	
Avalanche Energy	E_{AS}	102	mJ
Power Dissipation	P_D	62.5	W
		25	
		2.5	
		1.6	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

P1003EK

P-Channel Logic Level Enhancement Mode MOSFET

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case		R _{θJC}		2	°C /
Junction-to-Ambient		R _{θJA}		50	W

¹Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.7	-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±250	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			1	μA
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-120			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -10A		13	16	mΩ
		V _{GS} = -10V, I _D = -13A		8	10.5	
Forward Transconductance ¹	g _{fs}	V _{DS} = -5V, I _D = -13A		10		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		2640		pF
Output Capacitance	C _{oss}			566		
Reverse Transfer Capacitance	C _{rss}			467		
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		2.9		Ω
Total Gate Charge ²	Q _g (V _{GS} = -10V)	V _{DS} = 0.5V _{(BR)DSS} , V _{GS} = -10V, I _D = -13A		57		nC
	Q _g (V _{GS} = -4.5V)			30		
Gate-Source Charge ²	Q _{gs}			7		
Gate-Drain Charge ²	Q _{gd}			16		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -20V, I _D ≈ -13A, V _{GS} = -10V, R _{GS} = 6Ω		23		nS
Rise Time ²	t _r			44		
Turn-Off Delay Time ²	t _{d(off)}			72		
Fall Time ²	t _f			41		

P1003EK

P-Channel Logic Level Enhancement Mode MOSFET







SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Forward Voltage ¹	V_{SD}	$I_F = -13\text{A}, V_{GS} = 0\text{V}$			-1	V
Reverse Recovery Time	t_{rr}	$I_F = -13\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$	32.5	17	nS	nC
Reverse Recovery Charge	Q_{rr}					

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.






P1003EK

P-Channel Logic Level Enhancement Mode MOSFET



P1003EK

P-Channel Logic Level Enhancement Mode MOSFET



P1003EK

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

PDFN 5x6P MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8		5.15	J	3.33		3.78
B	5.44		5.9	K	0.9		
C	5.9		6.35	L	0.35		0.712
D	0.33		0.51	M	0°		12°
E		1.27		N	4.8		5.5
F	0.8		1.25	O	0.05		0.3
G	0.15		0.34	P	0.06		0.2
H	3.61		4.31	S	3.69		4.19
I	0.35		0.71				

