


P1203EV


P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	12m Ω @ $V_{GS} = -10V$	-10A



SOP- 08



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 25	
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	I_D	-10	A
	$T_A = 70\text{ }^\circ\text{C}$		-8.3	
Pulsed Drain Current ¹		I_{DM}	-90	
Avalanche Current		I_{AS}	-46	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	105	mJ
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	P_D	2	W
	$T_A = 70\text{ }^\circ\text{C}$		1.3	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$		60	$^\circ\text{C} / \text{W}$

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$

P1203EV

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.7	-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			-1	μA
		V _{DS} = -20V, V _{GS} = 0V, T _J = 55 °C			-10	
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -9A		14	21	mΩ
		V _{GS} = -10V, I _D = -10A		9	12	
		V _{GS} = -20V, I _D = -10A		7.5	10	
Forward Transconductance ¹	g _{fs}	V _{DS} = -10V, I _D = -10A		36		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		2980		pF
Output Capacitance	C _{oss}			394		
Reverse Transfer Capacitance	C _{rss}			391		
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		2.1		Ω
Total Gate Charge ²	Q _g	V _{DS} = 0.5V _{(BR)DSS} , V _{GS} = -10V, I _D = -10A		64		nC
Gate-Source Charge ²	Q _{gs}			9		
Gate-Drain Charge ²	Q _{gd}			17		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -15V, I _D ≅ -1A, V _{GS} = -10V, R _{GS} = 6Ω		10		nS
Rise Time ²	t _r			16		
Turn-Off Delay Time ²	t _{d(off)}			200		
Fall Time ²	t _f			100		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current	I _S				-10	A
Forward Voltage ¹	V _{SD}	I _F = -10A, V _{GS} = 0V			-1.2	V
Reverse Recovery Time	t _{rr}	I _F = -10A, dI _F /dt = 100A / μS		22		nS
Reverse Recovery Charge	Q _{rr}				9	

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


P1203EV

P-Channel Logic Level Enhancement Mode MOSFET



P1203EV

P-Channel Logic Level Enhancement Mode MOSFET



P1203EV

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOP-8 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8	4.9	5.0	H	0.4	0.6	0.93
B	3.8	3.9	4.0	I	0.19	0.21	0.25
C	5.79	6.0	6.2	J	0.25	0.375	0.5
D	0.33	0.4	0.51	K	0°	3°	18°
E	1.25	1.27	1.29				
F	1.1	1.3	1.65				
G	0.05	0.15	0.25				

