


P1260ETF / P1260ETFS

N-Channel Enhancement Mode MOSFET


PRODUCT SUMMARY

V _{(BR)DSS}	R _{DS(ON)}	I _D
600V	670mΩ @ V _{GS} = 10V	12A



TO-220F

TO-220FS



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V _{DS}	600	V
Gate-Source Voltage	V _{GS}	±30	
Continuous Drain Current ²	I _D	12	A
T _C = 25 °C		7.6	
Pulsed Drain Current ¹	I _{DM}	48	
Avalanche Current ³	I _{AS}	7.3	
Avalanche Energy ³	E _{AS}	264	mJ
Power Dissipation	P _D	48	W
T _C = 100 °C		19	
Operating Junction & Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	R _{θJC}	2.6	62.5	°C / W
Junction-to-Ambient	R _{θJA}			

¹Pulse width limited by maximum junction temperature.

²Ensure that the channel temperature does not exceed 150°C.

³V_{DD} = 50V, L = 10mH, starting T_J = 25°C

P1260ETF / P1260ETFS

N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0V, I_D = 250\mu\text{A}$	600			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	2	2.8	4	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0V, V_{\text{GS}} = \pm 30V$			± 100	nA
Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 600V, V_{\text{GS}} = 0V, T_C = 25^\circ\text{C}$			1	μA
		$V_{\text{DS}} = 480V, V_{\text{GS}} = 0V, T_C = 100^\circ\text{C}$			10	
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10V, I_D = 6A$		518	670	$\text{m}\Omega$
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 10V, I_D = 6A$		15		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0V, V_{\text{DS}} = 25V, f = 1\text{MHz}$		2023		pF
Output Capacitance	C_{oss}			172		
Reverse Transfer Capacitance	C_{rss}			9		
Total Gate Charge ²	Q_g	$V_{\text{DD}} = 480V, V_{\text{GS}} = 10V, I_D = 12A$		44		nC
Gate-Source Charge ²	Q_{gs}			9		
Gate-Drain Charge ²	Q_{gd}			14		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300V, I_D = 12A, R_G = 25\Omega$		41		nS
Rise Time ²	t_r			54		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			169		
Fall Time ²	t_f			93		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current ³	I_S				12	A
Forward Voltage ¹	V_{SD}	$I_F = 12A, V_{\text{GS}} = 0V$			1	V
Reverse Recovery Time	t_{rr}	$I_F = 12A, dI_F/dt = 100A/\mu\text{s}$		449		nS
Reverse Recovery Charge	Q_{rr}			6		μC

¹Pulse test : Pulse Width $\leq 380\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.


P1260ETF / P1260ETFS N-Channel Enhancement Mode MOSFET




P1260ETF / P1260ETFS

N-Channel Enhancement Mode MOSFET


Gate charge Characteristics




Source-Drain Diode Forward Voltage




Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve




P1260ETF / P1260ETFS N-Channel Enhancement Mode MOSFET

Package Dimension

TO-220F (3-Lead) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.4		4.93	e	2.34		2.74
A1	2.34		3.1	F	27.2		30.6
B	18.8		20	G	7.7		9.39
b	0.65		1	H	6.18		6.82
b1	0.93		1.6	L	12.7		14.2
b2	0.95		1.6	L1	2.88		3.7
c	0.4		1	P	2.98		3.7
D	13.5		16.4	Q	2.3		2.96
D1	6.48		6.95	q	3.1		3.8
E	9.8		10.4				






P1260ETF / P1260ETFS

N-Channel Enhancement Mode MOSFET

Package Dimension


TO-220FS (3-Lead) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.2	4.7	4.93	e	2.05	2.54	3.05
A1	2.34	2.745	3.15	F	28.00		30.3
B	16.82		20.3	G	8.2	8.87	9.57
b	0.5	0.775	1.05	L	12.37		14.3
b1	0.8	1.15	1.5	L1	1.4	2.3	2.5
c	0.4	0.7	1.0	P	2.98	3.24	3.5
D	14.80		16.3	Q	2.1	2.6	2.96
D1	5.5		7.5	q	2.7	3.25	3.8
E	9.7	10.16	10.36				




P1260ETF / P1260ETFS N-Channel Enhancement Mode MOSFET

A. Marking Information




B. Tape&Reel Information: 50pcs/Tube(2000pcs/Box)




P1260ETF / P1260ETFS N-Channel Enhancement Mode MOSFET

C. Lot No.&Date Code rule

1.Lot No.



2.Date Code



P1260ETF / P1260ETFS N-Channel Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm		
2	Font style	Times New Roman or Arial (或可区分英文“0”和数字“0”，“G”和“Q”的字型即可)		
3	U-NIKC	Height: 4 mm		
4	Package	Height: 2 mm		
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12		
6	Device	Height: 3 mm (Max: 16 Digit)		
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot		
8	D/C	Height: 3 mm (Max: 7 Digit)		
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed		
10	RoHS label	 long axis: 12 mm bottom color: White Font color: Black Font style: Arial		
11	Halogen Free label	 Diameter: 10 mm bottom color: Green Font color: Black Font style: Arial		
12	Scan information	Device / Lot / D/C / QTY , Insert “ / ” between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least		