




P1403EK

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	14mΩ @ $V_{GS} = 10V$	-30A



PDFN 5*6P

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	
Continuous Drain Current	I_D	-30	A
		-52	
		-33	
Pulsed Drain Current ¹	I_{DM}	-150	A
Continuous Drain Current	I_D	-10	
		-8	
Avalanche Current	I_{AS}	-40	
Avalanche Energy	E_{AS}	83	mJ
Power Dissipation	P_D	62.5	W
		25	
		2.5	
		1.6	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

P1403EK

P-Channel Logic Level Enhancement Mode MOSFET

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		2	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.6	-3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 25V$			± 250	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			1	μA
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^{\circ}\text{C}$			10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-150			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -4.5V, I_D = -9A$		17	22	$\text{m}\Omega$
		$V_{GS} = -10V, I_D = -12A$		11	14	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -12A$		28		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		2200		pF
Output Capacitance	C_{oss}			410		
Reverse Transfer Capacitance	C_{rss}			270		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		4.6		Ω
Total Gate Charge ²	$Q_g(V_{GS}=10V)$	$V_{DS} = 0.5V_{(\text{BR})\text{DSS}}, V_{GS} = -10V, I_D = -12A$		42		nC
	$Q_g(V_{GS}=4.5V)$			20		
Gate-Source Charge ²	Q_{gs}			3.5		
Gate-Drain Charge ²	Q_{gd}			6.7		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DS} = -15V, I_D \approx -2A, V_{GS} = -10V, R_{GS} = 6\Omega$		12		nS
Rise Time ²	t_r			16		
Turn-Off Delay Time ²	$t_{d(off)}$			50		
Fall Time ²	t_f			100		



P1403EK

P-Channel Logic Level Enhancement Mode MOSFET

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current ³	I_S				-52	A
Forward Voltage ¹	V_{SD}	$I_F = -12\text{A}, V_{GS} = 0\text{V}$			-1.2	V
Reverse Recovery Time	t_{rr}	$I_F = 12\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$		22		nS
Reverse Recovery Charge	Q_{rr}			11		nC







¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Package limitation current is 30A.






P1403EK

P-Channel Logic Level Enhancement Mode MOSFET



P1403EK

P-Channel Logic Level Enhancement Mode MOSFET



P1403EK

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

PDFN 5x6P MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8		5.15	J	3.33		3.78
B	5.44		5.9	K	0.9		
C	5.9		6.35	L	0.35		0.712
D	0.33		0.51	M	0°		12°
E		1.27		N	4.8		5.5
F	0.8		1.25	O	0.05		0.3
G	0.15		0.34	P	0.06		0.2
H	3.61		4.31	S	3.69		4.19
I	0.35		0.71				

