



# P2003EEA

## P-Channel Logic Level Enhancement Mode MOSFET

### PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
-30V	20mΩ @ $V_{GS} = -10V$	-28A



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	
Continuous Drain Current <sup>2</sup>	$I_D$	-28	A
		-18	
		-10	
		-8	
		-70	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	-70	
Avalanche Current	$I_{AS}$	-30	
Avalanche Energy	$E_{AS}$	44	mJ
Power Dissipation	$P_D$	25	W
		10	
		3.125	
		2	
Operating Junction & Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C



## P2003EEA

### P-Channel Logic Level Enhancement Mode MOSFET

#### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$t \leq 10s$	$R_{\theta JA}$		40	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient	Steady-State	$R_{\theta JA}$		75	
Junction-to-Ambient	Steady-State	$R_{\theta JC}$		5	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Package limitation current is 22A.

#### ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})DSS}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.6	-3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 25V$			$\pm 100$	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -24V, V_{GS} = 0V$			-1	$\mu\text{A}$
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^{\circ}\text{C}$			-10	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-30			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = -4.5V, I_D = -7A$		28	35	$\text{m}\Omega$
		$V_{GS} = -10V, I_D = -9A$		17.6	20	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -9A$		20		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		1590		pF
Output Capacitance	$C_{oss}$			296		
Reverse Transfer Capacitance	$C_{rss}$			218		
Gate Resistance	$R_g$	$V_{GS} = 0V, V_{DS} = 0V, f = 1\text{MHz}$		3		$\Omega$
Total Gate Charge <sup>2</sup>	$Q_g(V_{GS}=10V)$	$V_{DS} = -15V, I_D = -9A$		31		nC
	$Q_g(V_{GS}=4.5V)$			15		
Gate-Source Charge <sup>2</sup>	$Q_{gs}$			6		
Gate-Drain Charge <sup>2</sup>	$Q_{gd}$			7		
Turn-On Delay Time <sup>2</sup>	$t_{d(on)}$			8.7		nS
Rise Time <sup>2</sup>	$t_r$			8.5		
Turn-Off Delay Time <sup>2</sup>	$t_{d(off)}$			18		
Fall Time <sup>2</sup>	$t_f$			7		



## P2003EEA

### P-Channel Logic Level Enhancement Mode MOSFET


SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ )						
Continuous Current	$I_S$				-3	A
Pulse Current	$I_{SM}$				-10	A
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = -9\text{A}, V_{GS} = 0\text{V}$			-1.2	V
Reverse Recovery Time	$t_{rr}$	$I_F = -9\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$		16		nS
Reverse Recovery Charge	$Q_{rr}$			26		nC

<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


## P2003EEA

### P-Channel Logic Level Enhancement Mode MOSFET



## P2003EEA

### P-Channel Logic Level Enhancement Mode MOSFET



## P2003EEA

### P-Channel Logic Level Enhancement Mode MOSFET

#### Package Dimension

#### PDFN 3x3P MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	3		3.6	I	0.7		1.12
B	2.88		3.2	J	0.1		0.33
C	2.9		3.2	K	0.6		
D	1.98		2.69	L	0°	10°	12°
E	3		3.6	M	0.14		0.41
F	0		0.455	N	0.6		0.7
G	1.47		2.2	O	0.12		0.36
H	0.15		0.56	P	0		0.2

