



# P2003EVG

## P-Channel Logic Level Enhancement Mode MOSFET

### PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
-30V	20mΩ @ $V_{GS} = -10V$	-9A



100% UIS tested

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		$V_{DS}$	-30	V
Gate-Source Voltage		$V_{GS}$	$\pm 25$	
Continuous Drain Current	$T_A = 25^\circ C$	$I_D$	-9	A
	$T_A = 70^\circ C$		-7	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	-50	A
Avalanche Current		$I_{AS}$	-27	
Avalanche Energy	$L = 0.1mH$	$E_{AS}$	36	mJ
Power Dissipation	$T_A = 25^\circ C$	$P_D$	2.5	W
	$T_A = 70^\circ C$		1.6	
Operating Junction & Storage Temperature Range		$T_J, T_{STG}$	-55 to 150	°C

### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$	25	25	°C / W
Junction-to-Ambient	$R_{\theta JA}$		50	

<sup>1</sup>Pulse width limited by maximum junction temperature.

## P2003EVG

### P-Channel Logic Level Enhancement Mode MOSFET

#### ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 25V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -24V, V_{GS} = 0V$			-1	$\mu\text{A}$
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	50			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = -4.5V, I_D = -7A$		25	35	$\text{m}\Omega$
		$V_{GS} = -10V, I_D = -9A$		15	20	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -10V, I_D = -9A$		24		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		1610		pF
Output Capacitance	$C_{oss}$			410		
Reverse Transfer Capacitance	$C_{rss}$			200		
Gate Resistance	$R_g$	$V_{GS} = 0V, V_{DS} = 0V, f = 1\text{MHz}$		3.7		$\Omega$
Total Gate Charge <sup>2</sup>	$Q_g$	$V_{DS} = 0.5V_{(\text{BR})\text{DSS}}, I_D = -9A, V_{GS} = -10V$		31.4		nC
Gate-Source Charge <sup>2</sup>	$Q_{gs}$			4.5		
Gate-Drain Charge <sup>2</sup>	$Q_{gd}$			8.2		
Turn-On Delay Time <sup>2</sup>	$t_{d(\text{on})}$	$V_{DS} = -15V, I_D \geq -1A, V_{GS} = -10V, R_L = 1\Omega, R_{GS} = 6\Omega$		5.7		nS
Rise Time <sup>2</sup>	$t_r$			10		
Turn-Off Delay Time <sup>2</sup>	$t_{d(\text{off})}$			18		
Fall Time <sup>2</sup>	$t_f$			5		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_J = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				-2.1	A
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = -1A, V_{GS} = 0V$			-1.2	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2A, dI/dt = 100A/\mu\text{s}$		16		nS
Diode Reverse Recovery Charge	$Q_{rr}$			7		nC

<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.






## P2003EVG

### P-Channel Logic Level Enhancement Mode MOSFET



## P2003EVG

### P-Channel Logic Level Enhancement Mode MOSFET



## P2003EVG

### P-Channel Logic Level Enhancement Mode MOSFET

#### Package Dimension

#### SOP-8 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8	4.9	5.0	H	0.4	0.6	0.93
B	3.8	3.9	4.0	I	0.19	0.21	0.25
C	5.79	6.0	6.2	J	0.25	0.375	0.5
D	0.33	0.4	0.51	K	0°	3°	18°
E	1.25	1.27	1.29				
F	1.1	1.3	1.65				
G	0.05	0.15	0.25				

