



P2504EI

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-40V	25.8mΩ @ $V_{GS} = -10V$	-30A



ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current $T_C = 25^\circ C$	I_D	-30	A
$T_C = 70^\circ C$	I_D	-24	
Pulsed Drain Current ¹	I_{DM}	-65	
Power Dissipation $T_C = 25^\circ C$	P_D	42	W
$T_C = 70^\circ C$	P_D	27	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$
Lead Temperature ($1/16$ " from case for 10 sec.)	T_L	275	

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		3	$^\circ C / W$
Junction-to-Ambient	$R_{\theta JA}$		75	

¹Pulse width limited by maximum junction temperature.

P2504EI

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-40			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1.2	-2.2	-3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 250	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -32V, V_{GS} = 0V$			1	μA
		$V_{DS} = -30V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-65			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -7V, I_D = -10\text{A}$		30	40	$\text{m}\Omega$
		$V_{GS} = -10V, I_D = -18\text{A}$		22	25.8	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -18\text{A}$		20		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		1570		pF
Output Capacitance	C_{oss}			320		
Reverse Transfer Capacitance	C_{rss}			210		
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(\text{BR})\text{DSS}}, V_{GS} = -10V, I_D = -18\text{A}$		29		nC
Gate-Source Charge ²	Q_{gs}			6		
Gate-Drain Charge ²	Q_{gd}			7		
Turn-On Delay Time ²	$t_{d(\text{on})}$	$V_{DS} = -20V, R_L = 1\Omega, I_D \approx -1\text{A}, V_{GS} = -10V, R_{GS} = 6\Omega$		12		nS
Rise Time ²	t_r			29		
Turn-Off Delay Time ²	$t_{d(\text{off})}$			42		
Fall Time ²	t_f			33		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25^\circ\text{C}$)						
Continuous Current	I_S				-18	A
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$			-1.3	V
Reverse Recovery Time	t_{rr}	$I_F = -18\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$		29		nS
Reverse Recovery Charge	Q_{rr}			21		nC

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.






P2504EI

P-Channel Logic Level Enhancement Mode MOSFET



P2504EI

P-Channel Logic Level Enhancement Mode MOSFET



P2504EI

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

TO-251 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	14	15	17.14	H	0.89		1.7
B	2.1	2.3	2.5	I	6.3		6.8
C	0.4	0.5	0.6	J	4.8		5.5
D	0.35	0.5	0.65	K	0.5	0.84	1.14
E	0.9	1.1	1.5	L	0.4	0.76	0.912
F	7		9.65	M		2.3	
G	5.3		6.22	N	1.4	2.16	2.23

