

P25Q64SH

Ultra-Low Power, 64M-bit Serial Multi I/O Flash Memory Datasheet

Performance Highlight

- ◆ *Supply Range from 2.3 to 3.6V for Read, Erase and Program*
- ◆ *Ultra-Low Power consumption for Read, Erase and Program*
- ◆ *X1, X2, and X4 Multi I/O, QPI, DTR Support*
- ◆ *High reliability with 100K cycling and 20 Year-retention*

1 Overview

General

- **Single 2.3V to 3.60V supply**
- **Industrial Temperature Range -40C to 85C**
- **Serial Peripheral Interface (SPI) Compatible: Mode 0 and Mode 3**
- **Single, Dual, Quad SPI, QPI, DTR**
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - DTR: Double Transfer Rate Read
- **Flexible Architecture for Code and Data Storage**
 - Uniform 256-byte Page Program
 - Uniform 256/512/1024-byte Page Erase
 - Uniform 4K-byte Sector Erase
 - Uniform 32K/64K-byte Block Erase
 - Full Chip Erase
- **Hardware Controlled Locking of Protected Sectors by WP Pin**
- **One Time Programmable (OTP) Security Register**
 - 3*1024-Byte Security Registers with OTP Lock
- **128 bits unique ID for each device**
- **Fast Program and Erase Speed**
 - 2ms Page program time
 - 16ms Page erase time
 - 16ms 4K-byte sector erase time
 - 16ms 32K/64K-byte block erase time
- **JEDEC Standard Manufacturer and Device ID Read Methodology**
- **Ultra-Low Power Consumption**
 - 0.3uA Deep Power Down current (typical)
 - 10.0uA Standby current (typical)
 - 7.5mA Active Read current at 85MHz, 4IO (typical)
 - 3.0mA Active Program or Erase current (typical)
- **High Reliability**
 - 100,000 Program / Erase Cycles
 - 20-year Data Retention
- **Industry Standard Green Package Options**
 - 8-Lead SOP (150mil/208mil)
 - 8-Pad USON (4x4x0.45mm, 3x2x0.55mm)
 - 8-Pad WSON (6x5mm)
 - KGD for SiP

2 Description

The P25Q64SH is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer-based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution. The flexible erase architecture of the device, with its page erase granularity it is ideal for data storage as well, eliminating the need for additional data storage devices.


The erase block sizes of the device have been optimized to meet the needs of today's code and data storage applications. By optimizing the size of the erase blocks, the memory space can be used much more efficiently. Because certain code modules and data storage segments must reside by themselves in their own erase regions, the wasted and unused memory space that occurs with large sector and large block erase Flash memory devices can be greatly reduced. This increased memory space efficiency allows additional code routines and data storage segments to be added while still maintaining the same overall device density.

The device also contains an additional 3*1024-byte security registers with OTP lock (One-Time Programmable), can be used for purposes such as unique device serialization, system-level Electronic Serial Number (ESN) storage, locked key storage, etc.


Specifically designed for use in many different systems, the device supports read, program, and erase operations with a wide supply voltage range of 2.3V to 3.6V. No separate voltage is required for programming and erasing.

3 Pin Definition

3.1 Pin Configurations



8-Lead SOP (150mil/208mil)



8-Pad USON (4x4mm/3x2mm) and WSON(6x5mm)



3.2 Pin Descriptions

No.	Symbol	Extension	Pull Up	Remarks
1	CS#	-	-	Chip select
2	SO	SIO1	-	Serial data output for 1 x I/O Serial data input and output for 2/4 x I/O read mode
3	WP#	SIO2	YES	Write protection active low Serial data input and output for 4 x I/O read mode
4	GND	-	-	Ground of the device
5	SI	SIO0	-	Serial data input for 1x I/O Serial data input and output for 2/4 x I/O read mode
6	SCLK	-	-	Serial interface clock input
7	HOLD#/ RESET#	SIO3	YES	Hardware Reset Pin Active low or to pause the device without deselecting the device Serial data input and output for 4 x I/O read mode
8	VCC	-	-	Power supply of the device

Notes:

1. SIO0 and SIO1 are used for Standard and Dual SPI instructions.
2. SIO0 – SIO3 are used for Quad SPI and QPI instructions. WP#& HOLD# (or RESET#) functions are only available for Standard/Dual SPI with QE=0.
3. WP# and HOLD#/RESET# pin with weak pull up

4 Block Diagram



5 Electrical Specifications

5.1 Absolute Maximum Ratings

- Storage Temperature-65°C to +150°C
- Operation Temperature-40°C to +85°C
- Maximum Operation Voltage..... 4.0V
- Voltage on Any Pin with respect to Ground.....-0.6V to VCC+0.5V
- DC Output Current5.0 mA

NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5-1 Pin Capacitance ^[1]

Symbol	Parameter	Max.	Units	Test Condition
C _{OUT}	Output Capacitance	8	pF	V _{OUT} =GND
C _{IN}	Input Capacitance	6	pF	V _{IN} =GND

Note:

1. Test Conditions: T_A= 25°C, F = 1MHz, VCC = 3.0V.

Figure 5-1 Input Test Waveforms and Measurement Level





Figure 5-2 Output Loading



5.2 DC Characteristics

Table 5-2 DC parameters (Ta=-40°C ~ +85°C)

Symbol	Parameter	Conditions	2.3V~3.6V			Units
			Min	Typ	Max	
I _{DPD}	Deep power down current	CS#=VCC, all other inputs at 0V or VCC		0.3	5.0	uA
I _{SB}	Standby current	CS#, HOLD#, WP#=VIH all inputs at CMOS levels		10.0	18.0	uA
I _{CC1}	Low power read current (03h)	f=1MHz; IOUT=0mA		0.3	0.5	mA
		f=33MHz; IOUT=0mA		1.5	3.0	mA
I _{CC2_DC}	All Read	IOUT=0mA		0.3	0.5	mA
I _{CC2_AC}	Read current, SPI(STR, x1)	IOUT=0mA		0.04	0.06	mA/MHz
	Read current, DSPI(STR, x2)	IOUT=0mA		0.052	0.08	mA/MHz
	Read current, QSPI/QPI(STR)	IOUT=0mA		0.080	0.12	mA/MHz
	Read current, SPI(DTR, x1)	IOUT=0mA		0.060	0.09	mA/MHz
	Read current, DSPI(DTR, x2)	IOUT=0mA		0.090	0.13	mA/MHz
	Read current, QSPI/QPI(DTR)	IOUT=0mA		0.135	0.19	mA/MHz
I _{CC3}	Program current	CS#=VCC		3.0	5.0	mA
I _{CC4}	Erase current	CS#=VCC		3.0	5.0	mA
I _{LI}	Input load current	All inputs at CMOS level			2.0	uA
I _{LO}	Output leakage	All inputs at CMOS level			2.0	uA
V _{IL}	Input low voltage		-0.5		0.3V _{cc}	V
V _{IH}	Input high voltage		0.7V _{cc}		V _{cc} +0.3	V
V _{OL}	Output low voltage	IOL=100uA			0.2	V
V _{OH}	Output high voltage	IOH=-100uA	V _{cc} - 0.2			V

Note:

1. Typical values measured at 3.0V @ 25°C for the 2.3V to 3.6V range.
2. $I_{CC2} = I_{CC2_DC} + I_{CC2_AC} * f_{SCLK}$

Figure 5-3 Maximum Overshoot Waveform



During DC conditions, input or I/O signals should remain equal to or between VSS and VCC. During voltage transitions, inputs or I/Os may negative overshoot to -0.6V or positive overshoot to VCC + 0.5 V, for periods up to 20 ns.

5.3 AC Characteristics

Table 5-3-1 AC parameters (Ta=-40°C ~ +85°C)

Symbol	Alt.	Parameter	2.3V~3.6V			Units
			Min	Typ	Max	
fSCLK	fC	Clock Frequency for all instructions except for special marking			120	MHz
fRCLK	fR	Clock Frequency for READ instructions			55	MHz
fTCLK	fT	Clock Frequency for 2READ, DREAD instructions			120	MHz
	fQ	Clock Frequency for 4READ, QREAD, QPI 0Bh, QPI EBh, QPI 0Ch instructions			120	MHz
	fD	Clock Frequency for DTR 1IO/2IO instructions			85	MHz
	fQD	Clock Frequency for DTR 4IO instructions			70	MHz
fQPP		Clock Frequency for QPP (Quad page program)			120	MHz
tCH (1)	tCLH	Clock High Time	3.7			ns
tCL (1)	tCLL	Clock Low Time, 45% x (1/fSCLK)	3.7			ns
tCH (1)	tCLH	Clock High Time for READ instructions	8			ns
tCL (1)	tCLL	Clock Low Time for READ instructions	8			ns
tCLCH (4)		Clock Rise Time (peak to peak)	0.1			v/ns
tCHCL (4)		Clock Fall Time (peak to peak)	0.1			v/ns
tSLCH	tCSS	CS# Active Setup Time (relative to SCLK)	5			ns
tCHSL		CS# Not Active Hold Time (relative to SCLK)	5			ns
tDVCH	tDSU	Data in Setup Time	2			ns
tCHDX	tDH	Data in Hold Time	3			ns
tCHSH		CS# Active Hold Time (relative to SCLK)	5			ns
tSHCH		CS# Not Active Setup Time (relative to SCLK)	5			ns
tSHSL	tCSH	CS# Deselect Time from Read to next Read	20			ns
		CS# Deselect Time from Write, Erase, Program to Read Status Register	30			ns
tSHQZ (4)	tDIS	Output Disable Time			6	ns
tCLQV	tV	Clock Low to Output Valid Loading 30pF	1.5		6	ns
		Clock Low to Output Valid Loading 15pF	1.5		5	ns
tCLQX	tHO	Output Hold Time	0.8			ns
tHLCH		HOLD# Active Setup Time (relative to SCLK)	5			ns
tCHHH		HOLD# Active Hold Time (relative to SCLK)	5			ns
tHHCH		HOLD# Not Active Setup Time (relative to SCLK)	5			ns
tCHHL		HOLD# Not Active Hold Time (relative to SCLK)	5			ns
tHHQX	tLZ	HOLD# to Output Low-Z			6	ns
tHLQZ	tHZ	HOLD# to Output High-Z			6	ns
tWHSL(3)		Write Protect Setup Time	20			ns
tSHWL(3)		Write Protect Hold Time	100			ns
tDP		CS# High to Deep Power-down Mode			3	us
tRES1		CS# High to Standby Mode Without Electronic Signature Read			8	us
tRES2		CS# High to Standby Mode with Electronic Signature Read			8	us
tW		Write Status Register Cycle Time		8	12	ms
tReady		Reset recovery time (for erase/program operation except WRSR)	30			us
		Reset recovery time (for WRSR operation)	12	8		ms
tBL		Load memory page data to buffer time(256Byte)			60	us
		Load memory page data to buffer time(512Byte)			120	us
		Load memory page data to buffer time(1024Byte)			240	us
tBC		Clear Page Buffer time			0.3	us

Table 5-3-2 SPI Read Command Performance Comparison (MHz)

Read command	Dummy Cycles (VCC=2.3V~3.6V)			
	4	6	8	10
FREAD	-	-	120	-
DREAD	-	-	120	-
2READ	104	-	120	-
QREAD	-	-	120	-
4READ	-	104	-	120
DTR_FREAD	-	85	-	-
DTR_2READ	-	85	-	-
DTR_4READ	-	-	70	-

Table 5-3-3 QPI Read Command Performance Comparison (MHz)

Read command	Dummy Cycles (VCC=2.3V~3.6V)			
	4	6	8	10
FREAD	80	104	120	120(default)
4READ	80	104	120	120(default)
BURST READ	80	104	120	120(default)
DTR_FREAD	-	-	85	-
DTR_4READ	-	-	70	-
DTR_BURST READ	-	-	70	-

5.4 AC Characteristics for Program and Erase

Table 5-4 AC parameters from program and erase (Ta=-40°C ~ +85°C)

Symbol	Parameter	2.3V~3.6V			Units
		Min	Typ	Max	
$t_{PSL(5)}$	Program Suspend Latency			20	us
$t_{ESL(5)}$	Erase Suspend Latency			20	us
$t_{PRS(6)}$	Latency between Program Resume and next Suspend	20			us
$t_{ERS(7)}$	Latency between Erase Resume and next Suspend	20			us
t_{PP}	Page program time (up to 256/512/1024 bytes)		1.6	2.5	ms
t_{PE}	Page erase time		16	25	ms
t_{SE}	Sector erase time		16	25	ms
t_{BE1}	Block erase time for 32K bytes		16	25	ms
t_{BE2}	Block erase time for 64K bytes		16	25	ms
t_{CE}	Chip erase time		256	400	ms

Note:

1. $t_{CH} + t_{CL}$ must be greater than or equal to $1/\text{Frequency}$.
2. Typical values given for TA=25°C. Not 100% tested.
3. Only applicable as a constraint for a WRSR instruction.
4. The value guaranteed by characterization, not 100% tested in production.
5. Latency time is required to complete Erase/Program Suspend operation.
6. Program operation may be interrupted as often as system request. The minimum timing of t_{PRS} must be observed before issuing the next program suspend command. However, in order for a Program operation to make progress, the average t_{PRS} in resume-to-suspend loop(s) must be more than 100us. Not 100% tested.
7. Erase operation may be interrupted as often as system request. The minimum timing of t_{ERS} must be observed before issuing the next erase suspend command. However, in order for an Erase operation to make progress, the average t_{PRS} in resume-to-suspend loop(s) must be more than 100us. Not 100% tested.

Figure 5-4a Serial Input Timing in non-DTR Mode




Figure 5-4b Serial Input Timing in DTR Mode




Figure 5-5 Output Timing




Figure 5-6 Hold Timing





Figure 5-7 WP Timing



5.5 Operation Conditions

At Device Power-Up and Power-Down

AC timing illustrated in "Figure AC Timing at Device Power-Up" and "Figure Power-Down Sequence" are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach $V_{CC(min)}$ and wait a period of t_{VSL} .

Figure 5-8 AC Timing at Device Power-Up






Figure 5-9 Power-up Timing



Power Up/Down and Voltage Drop

For Power-down to Power-up operation, the VCC of flash device must below VPWD for at least tPWD timing. Please check the table below for more detail.

Figure 5-10 Power down-up Timing



Symbol	Parameter	Min	Max	Units
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		1	V
tPWD	The minimum duration for ensuring initialization will occur	300		us
tVSL	VCC (min.) to device operation	150		us
tVR	VCC Rise Time	1	500000	us/V
VWI	Write Inhibit Voltage	1.2	1.55	V

Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0), the Configure Register contains 40H, and the Nonvolatile/Volatile Configure Register2 contains FFH.

6 Data Protection

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Power-on reset: to avoid sudden power switch by system power supply transition, the power-on reset may protect the Flash.
- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other commands to change data.
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- Hardware Protection Mode: WP# going low to protected the BP0~BP4bits and SRP0~1bits
- Deep Power-Down Mode: By entering deep power down mode, the flash device is under protected from writing all commands except the Release from Deep Power-Down Mode command.

Protected Area Sizes

Table 6-1. P25Q64SH Protected Area Sizes (WPS=0, CMP bit = 0)

Status Register					Memory content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	126 to 127	7E0000h – 7FFFFFFh	128KB	Upper 1/64
0	0	0	1	0	124 to 127	7C0000h – 7FFFFFFh	256KB	Upper 1/32
0	0	0	1	1	120 to 127	780000h – 7FFFFFFh	512KB	Upper 1/16
0	0	1	0	0	112 to 127	700000h – 7FFFFFFh	1MB	Upper 1/8
0	0	1	0	1	97 to 127	600000h – 7FFFFFFh	2MB	Upper 1/4
0	0	1	1	0	64 to 127	400000h – 7FFFFFFh	4MB	Upper 1/2
0	1	0	0	1	0 to 1	000000h – 01FFFFh	128KB	Lower 1/64
0	1	0	1	0	0 to 3	000000h – 03FFFFh	256KB	Lower 1/32
0	1	0	1	1	0 to 7	000000h – 07FFFFh	512KB	Lower 1/16
0	1	1	0	0	0 to 15	000000h – 0FFFFFFh	1MB	Lower 1/8
0	1	1	0	1	0 to 31	000000h – 1FFFFFFh	2MB	Lower 1/4
0	1	1	1	0	0 to 63	000000h – 3FFFFFFh	4MB	Lower 1/2
X	X	1	1	1	0 to 127	000000h – 7FFFFFFh	8MB	ALL
1	0	0	0	1	127	7FF000h – 7FFFFFFh	4KB	U - 1/2048
1	0	0	1	0	127	7FE000h – 7FFFFFFh	8KB	U - 1/1024
1	0	0	1	1	127	7FC000h – 7FFFFFFh	16KB	U - 1/512
1	0	1	0	X	127	7F8000h – 7FFFFFFh	32KB	U - 1/256

1	0	1	1	0	127	7F8000h – 7FFFFFFh	32KB	U - 1/256
1	1	0	0	1	0	000000h – 000FFFh	4KB	L - 1/2048
1	1	0	1	0	0	000000h – 001FFFh	8KB	L - 1/1024
1	1	0	1	1	0	000000h – 003FFFh	16KB	L - 1/512
1	1	1	0	X	0	000000h – 007FFFh	32KB	L - 1/256
1	1	1	1	0	0	000000h – 007FFFh	32KB	L - 1/256

Table 6-2. P25Q64SH Protected Area Sizes (WPS=0, CMP bit = 1)

Status Register					Memory content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	0 to127	000000h - 7FFFFFFh	8MB	ALL
0	0	0	0	1	0 to125	000000h –7DFFFFh	8064KB	Lower 63/64
0	0	0	1	0	0 to123	000000h – 7BFFFFh	7936KB	Lower 31/32
0	0	0	1	1	0 to119	000000h –77FFFFh	7680KB	Lower 15/16
0	0	1	0	0	0 to111	000000h –6FFFFFFh	7MB	Lower 7/8
0	0	1	0	1	0 to95	000000h –5FFFFFFh	6MB	Lower 3/4
0	0	1	1	0	0 to63	000000h - 3FFFFFFh	4MB	Lower 1/2
0	1	0	0	1	2to127	020000h - 7FFFFFFh	8064KB	Upper 63/64
0	1	0	1	0	4to127	040000h - 7FFFFFFh	7936KB	Upper 31/32
0	1	0	1	1	8to127	080000h - 7FFFFFFh	7680KB	Upper 15/16
0	1	1	0	0	16to127	100000h - 7FFFFFFh	7MB	Upper 7/8
0	1	1	0	1	32to127	200000h - 7FFFFFFh	6MB	Upper 3/4
0	1	1	1	0	64to127	400000h - 7FFFFFFh	4MB	Upper 1/2
X	X	1	1	1	NONE	NONE	NONE	NONE
1	0	0	0	1	0 to127	000000h – 7FEFFFh	8188KB	L - 2047/2048
1	0	0	1	0	0 to 127	000000h – 7FDFFFh	8184KB	L - 1023/1024
1	0	0	1	1	0 to127	000000h – 7FBFFFh	8176KB	L - 511/512
1	0	1	0	X	0 to 127	000000h – 7F7FFFh	8160KB	L – 255/256
1	0	1	1	0	0 to 127	000000h – 7F7FFFh	8160KB	L - 255/256
1	1	0	0	1	0 to 127	001000h – 7FFFFFFh	8188KB	L - 2047/2048
1	1	0	1	0	0 to 127	002000h – 7FFFFFFh	8184KB	L - 1023/1024
1	1	0	1	1	0 to 127	004000h – 7FFFFFFh	8176KB	L - 511/512
1	1	1	0	X	0 to 127	008000h – 7FFFFFFh	8160KB	L – 255/256
1	1	1	1	0	0 to 127	008000h – 7FFFFFFh	8160KB	L - 255/256

Note:

1. X=don't care
2. If any erase or program command specifies a memory that contains protected data portion, this command will be ignored.

Table 6-3. P25Q64SH Individual Block Protection (WPS=1)

Block	Sector/Block		
Block 127	Sector 15 (4KB)	←	Individual Block Locks: 32 Sectors(Top/Bottom) 126 Blocks
	Sector 14 (4KB)	←	
	-		
	-		
	Sector 1 (4KB)	←	
Block 126	Sector 0 (4KB)	←	Individual Block Lock: 36h+Address
	Block 254 (64KB)	←	
Block2 ~125	-----	←	Individual Block Unlock: 39h+Address
		←	
Block 1	Block 1 (64KB)	←	Read Block Lock: 3Ch+Address
Block 0	Sector 15 (4KB)	←	Global Block Lock: 7Eh
	Sector 14 (4KB)	←	
	-		
	-		
	Sector 1 (4KB)	←	
	Sector 0 (4KB)	←	Global Block Unlock: 98h

Notes:

1. Individual Block/Sector protection is only valid when WPS=1.
2. All individual block/sector lock bits are set to 1 by default after power up, all memory array is protected.

7 Device Operation

Before a command is issued, status register should be checked to ensure device is ready for the intended operation.


When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.

Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of serial peripheral interface mode 0 and mode 3 is shown as Figure 8-1.


For the following instructions: RDID, RDSR, RDSR2, RDCR2, VRDCR, RDSCUR, READ, FREAD, DREAD, 2READ, 4READ, QREAD, RDSFDP, RES, REMS, DREMS, QREMS, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, WRCR, WRCR2, VWRCR, PE, SE, BE32K, BE, CE, PP, QPP, DP, ERSCUR, PRSCUR, SUSPEND, RESUME, RSTEN, RST, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.

During the progress of Write Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Register, Program, Erase.

Figure 8-1 Serial Peripheral Interface Modes Supported



Note: CPOL indicates clock polarity of serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which serial mode is supported.



Standard SPI

The P25Q64SH features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The P25Q64SH supports Dual SPI operation when using the “Dual Output Fast Read” and “Dual I/O Fast Read” (3BH, BBH, 92H) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command, the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The P25Q64SH supports Quad SPI operation when using the “Quad Output Fast Read”, “Quad I/O Fast Read” (6BH, EBH, 94H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command, the SI and SO pins become bi-directional I/O pins: IO0 and IO1, and WP# and HOLD# pins become SIO2 and SIO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

QPI

The P25Q64SH supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the “Enable the QPI (38H)” command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. “Enable the QPI (38H)” and “Disable the QPI(FFH)” commands are used to switch between these two modes. Upon power-up and after software reset using “Enable Reset (66H) and Reset (99H)” command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI mode requires the non-volatile Quad Enable bit (QE) in Status Register to be set.

SPI / QPI DTR Read Instructions

To effectively improve the read operation throughput without increasing the serial clock frequency, P25Q64SH introduces multiple DTR (Double Transfer Rate) Read instructions that support Standard/Dual/Quad SPI and

QPI modes. The byte-long instruction code is still latched into the device on the rising edge of the serial clock similar to all other SPI/QPI instructions. Once a DTR instruction code is accepted by the device, the address input and data output will be latched on both rising and falling edges of the serial clock.

Software Reset

The P25Q64SH can be reset to the initial power-on state by a software Reset sequence, either in SPI mode or QPI mode. This sequence must include two consecutive commands: Enable Reset (66h) & Reset (99h). If the command sequence is successfully accepted, the device will take approximately 30uS (tReady) to reset. No command will be accepted during the reset period.

If QE bit is set to 1, the HOLD or RESET function will be disabled, the pin will become one of the four data I/O pins.

Note:

1. There is an internal pull-up resistor for the dedicated RESET# pin. If the reset function is not needed, this pin can be left floating in the system.

8 Memory Address Mapping

The memory array can be erased in three levels of granularity including a full chip erase. The size of the erase blocks is optimized for both code and data storage applications, allowing both code and data segments to reside in their own erase regions.

Each device has	Each block has	Each sector has	Each page has	
8M	64/32K	4K	256	bytes
32K	256/128	16	-	pages
2048	16/8	-	-	sectors
128/256	-	-	-	blocks

P25Q64SH Memory Organization

Block	Sector	Address range	
127	2047	7FF000H	7FFFFFFH

	2032	7F0000H	7F0FFFFH
126	2031	7EF000H	7EFFFFFFH

	2016	7E0000H	7E0FFFFH
.....

.....

2	47	02F000H	02FFFFFFH

	32	020000H	020FFFFH
1	31	01F000H	01FFFFFFH

	16	010000H	010FFFFH
0	15	00F000H	00FFFFFFH


	0	000000H	000FFFFH

9 Hold Feature

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select (CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low).

Figure 9-1 Hold Condition Operation



During the HOLD operation, the Serial Data Output (SO) is high impedance when Hold# pin goes low and will keep high impedance until Hold# pin goes high. The Serial Data Input (SI) is don't care if both Serial Clock (SCLK) and Hold# pin goes low and will keep the state until SCLK goes low and Hold# pin goes high. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and CS# must be at low.

Note: The HOLD feature is disabled during Quad I/O mode, QPI mode.

10 Commands

10.1 Commands listing

Figure 10-1 Command set (Standard/Dual/Quad SPI)

Commands	Abbr.	Code	ADR Bytes	DMY Cycles	Data Bytes	Function description
Read						
Read Array (fast)	FREAD	0BH	3	8	1+	n bytes read out until CS# goes high
Read Array (low power)	READ	03H	3	0	1+	n bytes read out until CS# goes high
Read Dual Output	DREAD	3BH	3	8	1+	n bytes read out by Dual output
Read 2IO	2READ	BBH	3	4(8)	1+	n bytes read out by 2IO
Read Quad Output	QREAD	6BH	3	8	1+	n bytes read out by Quad output
Read 4IO	4READ	EBH	3	6(10)	1+	n bytes read out by 4IO
Read Word 4IO	WREAD	E7H	3	4	1+	n bytes word read out by 4IO
Program and Erase						
Page Erase	PE	81H	3	0	0	erase selected page
Sector Erase (4K bytes)	SE	20H	3	0	0	erase selected sector
Block Erase (32K bytes)	BE32	52H	3	0	0	erase selected 32K block
Block Erase (64K bytes)	BE	D8H	3	0	0	erase selected 64K block
Chip Erase	CE	60H/C7H	0	0	0	erase whole chip
Page Program	PP	02H	3	0	1+	program selected page
Quad page program	QPP	32H	3	0	1+	quad input to program selected page
Program/Erase Suspend	PES	75H	0	0	0	suspend program/erase operation
Program/Erase Resume	PER	7AH	0	0	0	continue program/erase operation
Protection						
Write Enable	WREN	06H	0	0	0	sets the write enable latch bit
Write Disable	WRDI	04H	0	0	0	resets the write enable latch bit
Volatile SR Write Enable	VWREN	50H	0	0	0	Write enable for volatile SR
Individual Block Lock	SBLK	36H	3	0	0	Individual block lock
Individual Block Unlock	SBULK	39H	3	0	0	Individual block unlocks
Read Block Lock Status	RDBLOCK	3DH	3	0	0	Read individual block lock register
Global Block Lock	GBLK	7EH	0	0	0	Whole chip block protects
Global Block Unlock	GBULK	98H	0	0	0	Whole chip block unprotects
Security						
Erase Security Registers	ERSCUR	44H	3	0	0	Erase security registers
Program Security Registers	PRSCUR	42H	3	0	1+	Program security registers
Read Security Registers	RDSCUR	48H	3	8	1+	Read value of security register

Command set (Standard/Dual/Quad SPI)

Commands	Abbr.	Code	ADR Bytes	DMY cycle	Data Bytes	Function
Status Register						
Read Status Register	RDSR	05h	0	0	1	read out status register
Read Status Register-1	RDSR1	35h	0	0	1	Read out status register-1
Read Configure Register	RDCR	15h	0	0	1	Read out configure register

Write Status Register	WRSR	01h	0	0	1-2	Write data to status registers-0 and status registers-1
Write Status Register-1	WRSR1	31h	0	0	1	Write data to status registers-1
Write Configure Register	WRCR	11H	0	0	1	Write data to configure register
Data Buffer						
Buffer Clear	BFCR	9EH	0	0	0	Clear all buffer data
Buffer Load	BFLD	9AH	3	0	0	Load data from main memory to buffer
Buffer Read	BFRD	9BH	3	8	1+	Read data out from buffer
Buffer Write	BFWR	9CH	3	0	1+	Write data to buffer
Buffer to Main Memory Page Program	BFPP	9DH	3	0	0	Program buffer data to main memory
Other Commands						
Reset Enable	RSTEN	66H	0	0	0	Enable reset
Reset	RST	99H	0	0	0	Reset
Enable QPI	QPIEN	38H	0	0	0	Enable QPI mode
Read Manufacturer/device ID	RDID	9FH	0	0	1 to 3	output JEDEC ID: 1-byte manufacturer ID & 2-byte device ID
Read Manufacture ID	REMS	90H	3	0	1+	Read manufacturer ID/device ID data
Dual Read Manufacture ID	DREMS	92H	3	4	1+	Dual output read manufacture/device ID
Quad Read Manufacture ID	QREMS	94H	3	8	1+	Quad output read manufacture/device ID
Deep Power-down	DP	B9H	0	0	0	enters deep power-down mode
Release Deep Power-down/Read Electronic ID	RDP/RES	ABH	3	0	1	Read electronic ID data
Set burst length	SBL	77H	0	0	0	Set burst length
Read SFDP	RDSFDP	5AH	3	8	1+	Read SFDP parameter
Release read enhanced	RSEN	FFH				Release from read enhanced
Read unique ID	RUID	4BH	3	8	1+	Read unique ID
No Operation	NOP	00H	0	0	0	

Command set (QPI Instructions)

Commands	Abbr.	Code	ADR Bytes	DMY cycles	Data Bytes	Function description
Read						
Fast read	FREAD	0BH	3	10/4/6/8	1+	n bytes read out until CS# goes high
Burst Read with Wrap	BRW	0CH	3	10/4/6/8	1+	n bytes burst read with wrap by 4IO
Read Word 4x I/O	4READ	EBH	3	10/4/6/8	1+	n bytes read out by 4IO
Read Word 4IO	WREAD	E7H	3	4	1+	n bytes word read out by 4IO
Protection						
Write Enable	WREN	06H	0	0	0	sets the write enable latch bit
Volatile SR Write Enable	VWREN	50H	0	0	0	Write enable for volatile status register
Write Disable	WRDI	04H	0	0	0	resets the write enable latch bit

Commands	Abbr.	Code	ADR Bytes	DMY cycles	Data Bytes	Function description
Individual Block Lock	SBLK	36H	3	0	0	Individual block lock
Individual Block Unlock	SBULK	39H	3	0	0	Individual block unlocks
Read Block Lock Status	RDBLOCK	3DH	3	0	0	Read individual block lock register
Global Block Lock	GBLK	7EH	0	0	0	Whole chip block protects
Global Block Unlock	GBULK	98H	0	0	0	Whole chip block unprotects
Status Register						
Read Status Register	RDSR	05h	0	0	1	read out status register
Read Status Register-1	RDSR1	35h	0	0	1	Read out status register-1
Read Configure Register	RDCR	15h	0	0	1	Read out configure register
Write Status Register	WRSR	01h	0	0	1-2	Write data to status registers-0 and status registers-1
Write Status Register-1	WRSR1	31h	0	0	1	Write data to status registers-1
Write Configure Register	WRCR	11H	0	0	1	Write data to configuration register
Program and Erase						
Page Program	PP	02H	3	0	1+	program selected page
Page Erase	PE	81H	3	0	0	erase selected page
Sector Erase (4K bytes)	SE	20H	3	0	0	erase selected sector
Block Erase (32K bytes)	BE32	52H	3	0	0	erase selected 32K block
Block Erase (64K bytes)	BE	D8H	3	0	0	erase selected 64K block
Chip Erase	CE	60H/C7H	0	0	0	erase whole chip
Program/Erase Suspend	PES	75H	0	0	0	suspend program/erase operation
Program/Erase Resume	PER	7AH	0	0	0	continue program/erase operation
Data Buffer						
Buffer Clear	BFCR	9EH	0	0	0	Clear all buffer data
Buffer Load	BFLD	9AH	3	0	0	Load data from memory to buffer
Buffer Read	BFRD	9BH	3	10/4/6/8	1+	Read data out from buffer
Buffer Write	BFWR	9CH	3	0	1+	Write data to buffer
Buffer to Main Memory Program	BFPP	9DH	3	0	0	Program buffer data to main memory
Other Commands						
Deep Power-down	DP	B9H	0	0	0	enters deep power-down mode
Release Deep Power-down/Read Electronic ID	RDP/RES	ABH	3	0	1	Read electronic ID data
Set Read Parameters	SRP	C0H	0	0	1	Set read dummy and wrap
Read Manufacture ID	REMS	90H	3		1+	Read manufacturer ID/device ID data
Read Manufacturer/device ID	RDID	9FH	0	0	1 to 3	output JEDEC ID: 1-byte manufacturer ID & 2-byte device ID
Read SFDP	RDSFDP	5AH	3	10/4/6/8	1+	Read SFDP parameter
Disable QPI	DSQPI	FFH				Release from read enhanced
Reset Enable	RSTEN	66H	0	0	0	Enable reset
Reset	RST	99H	0	0	0	Reset
No Operation	NOP	00H	0	0	0	

Command set (DTR Instructions for SPI mode)

Commands	Abbr.	Code	ADR Bytes	DMY cycles	Data Bytes	Function description
DTR Fast Read	DTRFRD	0DH	3	6	1+	DTR n byte fast read out
DTR 2IO Read	2DTRD	BDH	3	6	1+	DTR n byte read out by 2IO
DTR 4IO Read	4DTRD	EDH	3	8	1+	DTR n byte read out by 4IO

Command set (DTR Instructions for QPI mode)

Commands	Abbr.	Code	ADR Bytes	DMY cycles	Data Bytes	Function description
DTR Burst Read with Wrap	DTRBR W	0EH	3	8	1+	DTR n bytes burst read with wrap by 4IO
DTR Fast Read	DTRFRD	0DH	3	8	1+	DTR n byte fast read out
DTR 4IO Read	4DTRD	EDH	3	8	1+	DTR n byte fast read out

10.2 Write Enable (06H)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, QPP, PE, SE, BE32K, BE, CE, BFPP, WRSR, WRSR1, WRCR, ERSCUR, PRSCUR and SBLK SBULK, GBLK, GBULK which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low → sending WREN instruction code → CS# goes high.

Figure 10-2 Write Enable (WREN) Sequence (Command 06)





Figure 10-2a Write Enable (WREN) Sequence (QPI)



10.3 Write Disable (04H)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes high.

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Register (WRSR/WRSR1/WRCR) instruction completion
- Page Program (PP) instruction completion
- Quad Page Program (QPP) instruction completion
- Page Erase (PE) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE32K, BE) instruction completion
- Chip Erase (CE) instruction completion
- Buffer to Main Memory Page Program (BFPP) instruction completion
- Erase Security Register (ERSCUR) instruction completion
- Program Security Register (PRSCUR) instruction completion
- SBLK SBULK, GBLK, GBULK instruction completion
- Reset (RST) instruction completion
- Suspend instruction completion

Figure 10-3 Write Disable (WRDI) Sequence (Command 04)





Figure 10-3a Write Disable (WRDI) Sequence (QPI)



10.4 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

The sequence of issuing Write Enable for Volatile Status Register instruction is: CS# goes low → sending Write Enable for Volatile Status Register instruction code → CS# goes high.

Figure 10-4 Write Enable for Volatile Status Register Sequence (Command 50h)





Figure 10-4a Write Enable for Volatile Status Register Sequence (QPI)



10.5 Read Status Register (05H/35H)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress. For command code "05H", the SO will output Status Register-0 bits S7~S0. The command code "35H", the SO will output Status Register-1 bits S15~S8.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO. The SIO [3:1] are "don't care".

Figure 10-5 Read Status Register (RDSR) Sequence (Command 05 or 35)





Figure 10-5a Read Status Register (RDSR) Sequence (QPI)



Status Register-0

BIT	S7	S6	S5	S4	S3	S2	S1	S0
Definition	SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP
Volatile	N	N	N	N	N	N	R	R
Default	0	0	0	0	0	0	0	0

Status Register-1

BIT	S15	S14	S13	S12	S11	S10	S9	S8
Definition	SUS	CMP	LB3	LB2	LB1	EP_FAIL	QE	SRP1
Volatile	R	N	O	O	O	R	N	N
Default	0	0	0	0	0	0	0	0

Note: V for volatile; N for Non-volatile; O for One Time Program; R for Read Only.

The definition of the status register bits is as below:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table "Protected Area Sizes") becomes protected against Page Program (PP), Page Erase (PE), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, only if the Block Protect (BP4, BP3, BP2, BP1 and BP0) are set to "None protected".

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one-time programmable protection

SRP1	SRP0	WP#	Status Register	Description
0	0	x	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1. (Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and can't be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	0	x	Power Supply Lock-Down (1)	Status Register is protected and can't be written to again until the next Power-Down, Power-Up cycle.
1	1	x	One Time Program (2)	Status Register is permanently protected and can't be written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available on special order. Please contact PUYA for details.

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground)

EP_FAIL bit.

The Erase/Program Fail bit is a read only bit which shows the status of the last Program/Erase operation. The bit will be set to "1" if the program/erase operation failed or interrupted by reset or the program/erase region was protected. It will be automatically cleared to "0" if the next program/erase operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

LB3, LB2, LB1, bits.

The LB3, LB2, LB1, bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once its set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to provide more flexibility for the array protection. Please see the table "Protected Area Size" for details. The default setting is CMP=0.

SUS bit

The SUS bit is read only bit in the status register (S15) that is set to 1 after executing a Program/Erase Suspend (75H) command. The SUS bit is cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.

10.6 Read Configure Register (15H)

The RDCR instruction is for reading Configure Register Bits. The Read Configure Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low → sending RDCR instruction code → Configure Register data out on SO. The SIO [3:1] are "don't care".

Figure 10-6 Read Status Register (RDCR) Sequence (Command 15h)





Figure 10-6a Read Status Register (RDCR) Sequence (QPI)



Configure Register

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Definition	HOLD/RST	DRV1	DRV0	MPM1	MPM0	WPS	DC	DLP
Volatile	N	N	N	V	V	N	V	V
Default	0	0	0	0	0	0	0	0

Note: V for volatile; N for Non-volatile; R for Read Only.

HOLD/RST bit.

The HOLD/RST bit is a nonvolatile Read/Write bit in the Configure Register which is used to determine whether /HOLD or /RESET function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0 (factory default), the pin acts as /HOLD; when HOLD/RST=1, the pin acts as /RESET. However, /HOLD or /RESET functions are only available when QE=0. If QE is set to 1, the /HOLD and /RESET functions are disabled, the pin acts as a dedicated data I/O pin.

DRV1 & DRV0 bit.

The DRV1 & DRV0 bits are nonvolatile Read/Write bits which are used to determine the output driver strength for the Read operations.

DRV1,DRV0	Drive Strength
0,0	60%
0,1(default)	100%
1,0	140%
1,1	40%

MPM bit

The Multi Page Mode (MPM) bits are volatile Read/Write bits which allows Quad/Dual Page operation.

MPM1, MPM0	Page Size
0,0(default)	256byte
0,1	512byte
1,0	1024byte
1,1	Reserved

The page size is defined by MPM bits as above table.

When the MPM bits are set to (0,0) (Default) the page size is 256bytes. When the MPM bits are set to (0,1), the page size is 512bytes. When the MPM bits are set to (1,0), the page size is 1024bytes.

This bit controls the page programming buffer address wrap point. Legacy SPI devices generally have used a 256 Byte page programming buffer and defined that if data is loaded into the buffer beyond the 256 Byte locations, the address at which additional bytes are loaded would be wrapped to address zero of the buffers. The P25Q64SH provides a 512/1024 Byte page programming buffer that can increase programming performance. For legacy software compatibility, this configuration bit provides the option to continue the wrapping behavior at the 256 Byte boundary or to enable full use of the available 512/1024 Byte buffer by not wrapping the load address at the 256 Byte boundary. When the MPM bits are set to (0,1), the page erase instruction (81h) will erase the data of the chosen Dual Page to be "1". When the MPM bits are set to (1,0), the page erase instruction (81h) will erase the data of the chosen Quad Page to be "1".

When ERSCUR or PRSCUR, MPM1/MPM0 must be set to 00.

WPS bit.

The WPS bit is a nonvolatile Read/Write bit in the Configure Register which is used to select which Write Protect scheme should be used. When WPS=0(default), the device will use the combination of CMP, BP [4:0] bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset.

DC bit

The Dummy Cycle (DC) bit is a volatile bit. The Dummy Cycle (DC) bit can be used to configure the number of dummy clocks for "SPI 2 X IO Read (BBH)" command, "SPI 4X I/O Read (EBH)" command.

Dummy Cycle Table

Command	SPI	DC bit	Number of dummy cycles
SPI command	BBH SPI	0(default)	4
		1	8
	EBH SPI	0(default)	6
		1	10

DLP bit.

The DLP bit is Data Learning Pattern Enable bit, which is volatile writable by 11H command. For DTR Read and some STR read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on I/O pins. When DLP=1, in dummy cycles, the flash will output "00110100" Data Learning Pattern sequence on each of the I/O pins. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=0(default) will disable the Data Learning Pattern output.

10.7 Write Status Register (01H/31H)

The Write Status Register (WRSR) and Write Status Register-1 (WRSR1) commands allow new values to be written to the Status Register-0 and Status Register-1. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The WRSR and WRSR1 command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth bit or sixteen bit (just for WRSR command) of the data byte has been latched in. If not, the command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The WRSR command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table6-1 and Table6-2. The WRSR and WRSR1 commands also allow the user to set or reset the Status Register Protect (SRP0 and SRP1) bits respectively in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP0 and SRP1) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

The sequence of issuing WRSR instruction is: CS# goes low → sending WRSR instruction code → Status Register data on SI → CS# goes high.

Figure 10-7 Write Status Register (WRSR) Sequence (Command 01h or 31h)





Figure 10-7a Write Status Register (WRSR) Sequence (QPI)



To be backward compatible to Puya's previous serial flash product, The Write Status Register (WRSR) command also support to write Status Register-0 and Status Register-1 in same time. To complete this function, CS# must be driven high after the sixteenth bit of the data byte has been latched in. If CS# is driven high after the eighth clock, the Write Status Register (01h) command will only program the Status Register-0, the Status Register-1 will not be affected (Previous product will clear CMP and QE bits).

Figure 10-7b Write Status Register (WRSR) with 2 Byte data Sequence (SPI)





Figure 10-7b Write Status Register (WRSR) with 2 Byte data Sequence (QPI)



10.8 Write Configure Register (11H)

The Write Configure Register (WRCR) command allows new values to be written to the Configure Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The sequence of issuing WRCR instruction is: CS# goes low → sending WRCR instruction code → Configure Register data on SI → CS# goes high.

The CS# must go high exactly at the 8 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (t_W) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in progress. The WIP sets 1 during the t_W timing, and sets 0 when Write Configure Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Figure 10-8 Write Configure Register (WRCR) Sequence (Command 11h)






Figure 10-8a Write Configure Register (WRCR) Sequence (QPI)



10.9 Read Data Bytes (03H)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency f_R . The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

Figure 10-9 Read Data Bytes (READ) Sequence (Command 03h)



10.10 Fast Read (0BH)

The FAST READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency f_C . The first address byte can be at any location, but in DTR OPI mode, the starting address must be even byte ($A_0=0$). The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FREAD instruction. The address counter rolls over to 0 when the highest address has been reached.

While Program/Erase/Write Status Register cycle is in progress, FREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Fast Read in QPI mode

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the “Set Read Parameters (C0H)” command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P [5:4] setting, the number of dummy clocks can be configured as either 4/6/8/10.

Figure 10-10 Fast Read (FREAD) Sequence (Command 0Bh)






Figure 10-10a Fast Read Sequence (QPI)



10.11 DTR Fast Read (0DH)

The DTR Fast Read instruction is similar to the Fast Read instruction except that the 24-bit address input and the data output require DTR (Double Transfer Rate) operation. This is accomplished by adding six “dummy” clocks after the 24-bit address. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a “don’t care”.


Figure 10-11 DTR Fast Read Sequence (Command 0Dh)



DTR Fast Read in QPI Mode

The DTR Fast Read instruction is also supported in QPI mode.

Figure 10-11a DTR Fast Read Sequence (QPI)




10.12 Dual Read (3BH)

The DREAD instruction enables double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency f_T . The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 10-12 Dual Read Mode Sequence (Command 3BH)




10.13 2IO Read (BBH)

The 2READ instruction enables Double Transfer Rate of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency f_T . The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached.

Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 10-13 2IO Read Sequence (Command BBM5-4 \neq (1,0))



Note:


1. M [5-4] = (1,0) is inhibited.

2IO Continuous Read

“BBH” command supports 2IO Continuous Read which can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next 2IO Read command (after CS# is raised and then lowered) does not require the BBH command code.

If the “Continuous Read Mode” bits (M5-4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M5-4) before issuing normal command.

Figure 10-13a 2IO Continue Read (M5-4 = (1,0))




Note:

1. 2IO Continue Read, if M5-4 = 1, 0. If not using Continue Read recommend to set M5-4 ≠ 1, 0.

10.14 DTR 2IO Read (BDH)

The DTR 2IO Read (BDH) instruction allows for improved random access while maintaining two IO pins, IO0 and IO1. It is similar to the DREAD (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

Figure 10-14 DTR 2IO Read Sequence (Command BDM5-4 ≠ (1,0))




DTR 2IO Continuous Read

The BDH instruction supports Continuous Read Mode which can further reduce overhead through setting the "continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Read command (after CS# is raised and then lowered) does not require the BDH command code.

If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the first BDH command code, thus returning to normal operation. It is recommended to input FFFFH on IO0 for the next instruction (16 clocks), to ensure M4 = 1 and return the device to normal operation.

Figure 10-14a DTR 2IO Continuous Read Sequence (Command BDH M5-4 = (1,0))




10.15 Quad Read (6BH)

The QREAD instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the QREAD instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency f_Q . The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single QREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 10-15 Quad Read Sequence (Command 6Bh)




10.16 4IO Read (EBH)

The 4READ instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 10-16 4IO Read Sequence (Command EBM5-4 ≠ (1,0))



Note:

1. Hi-impedance is inhibited for the two clock cycles.
2. M [5-4] = (1,0) is inhibited.


4IO Read in QPI mode

The 4READ instruction is also supported in QPI mode. When QPI mode is enabled, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to accommodate a wide range of applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P [5:4] setting, the number of dummy clocks can be configured as either 4, 6, 8 or 10. The default number of dummy clocks upon power up or after a Reset instruction is 2. In QPI mode, the "Continuous Read Mode" bits M7- 0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

"Continuous Read Mode" feature is also available in QPI mode for 4IO Read instruction. Please refer to the description on next pages.

"Wrap Around" feature is not available in QPI mode for 4IO Read instruction. To perform a read operation with fixed data length, wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0Ch) instruction must be used.

Figure 10-16a 4IO Read in QPI mode Sequence (QPI M5-4 ≠ (1,0))



Note:


1. Hi-impedance is inhibited for the two clock cycles.
2. M [5-4] = (1,0) is inhibited.

4IO Continuous Read

“EBH” command supports 4IO Continuous Read which can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next 4IO Read command (after CS# is raised and then lowered) does not require the EBH command code.

If the “Continuous Read Mode” bits (M5-4) do not equal (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M5-4) before issuing normal command.

Figure 10-16b 4IO Continuous Read Sequence (M5-4 = (1,0))



Note: 4IO Continuous Read Mode, if M5-4 = 1, 0. If not using Continuous Read recommend to set M5-4 ≠ 1, 0.


10.17 Set Burst Read(77H)

The Set Burst with Wrap command is used in conjunction with “4IO Read” command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0,0	Yes	8-byte	No	N/A
0,1	Yes	16-byte	No	N/A
1,0	Yes	32-byte	No	N/A
1,1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following “4IO Read” command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.


Figure 10-17 Set Burst Read (SBL) Sequence (Command 77h)



10.18 DTR 4IO Read (EDH)

The DTR 4IO Read (EDH) instruction is similar to the DTR 2IO Read (BDH) instruction except that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and four Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the DTR 4IO Read Instruction.

Figure 10-18 DTR 4IO Read Mode Sequence (Command ED M5-4 ≠ (1,0))



Note: 1. Hi-impedance is inhibited for the mode clock cycles. 2. M [5-4] = (1,0) is inhibited.


DTR 4IO Continuous Read

The DTR 4IO Read instruction can further reduce instruction overhead through setting the “Continuous Read Mode” bits (M7-0) after the input Address bits (A23/A31-0). The upper nibble of the (M7-4) controls the length of the next DTR 4IO Read instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the “Continuous Read Mode” bits M5-4 = (1,0), then the next DTR 4IO Read instruction (after /CS is raised and then lowered) does not require the EDH instruction code. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the “Continuous

Read Mode” bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation.

Figure 10-18a DTR 4IO Continuous Read Mode Sequence (Command ED M5-4 = (1,0))



Note:

1. Hi-impedance is inhibited for the mode clock cycles.
2. DTR 4IO Continuous Read Mode, if M5-4 = 1, 0. If not using Continuous Read recommend to set M5-4 ≠ 1, 0.

DTR 4IO Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The DTR 4IO Read instruction can also be used to access a specific portion within a page by issuing a “Set Burst Read” (77h) command prior to EDH. The “Set Burst Read” (77h) command can either enable or disable the “Wrap Around” feature for the following EDH commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst Read” instruction allows three “Wrap Bits”, W6-4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the wrap around section within a page.


DTR 4IO Read (EDH) in QPI Mode

The DTR 4IO Read instruction is also supported in QPI mode. In QPI mode, the “Continuous Read Mode” bits M7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

“Continuous Read Mode” feature is also available in QPI mode for Fast Read Quad I/O instruction.

“Wrap Around” feature is not available in QPI mode for DTR 4IO Read instruction. To perform a read operation with fixed data length, wrap around in QPI mode, a dedicated “Burst Read with Wrap” (0Ch) instruction must be used.

Figure 10-18b DTR 4IO Read Mode Sequence (QPI EDH M5-4 ≠ (1,0))




Note:

1. Hi-impedance is inhibited for the two clock cycles.
2. M [5-4] = (1,0) is inhibited.

10.19 4IO Word Read (E7h)

The 4IO Word Read command is similar to the 4 IO Read command except that the lowest address bit (A0) must equal 0 and only 8-dummy clock. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the 4IO Word read command.


Figure 10-19 4IO Word Read Sequence (M5-4 ≠ (1,0))



4IO Word Read with “Continuous Read Mode”

The 4IO Word Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next 4IO Word Read command (after CS# is raised and then lowered) does not require the E7H command code. If the “Continuous Read Mode” bits (M5-4) do not equal to (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M5-4) before issuing normal command.

Figure 10-19a 4IO Word Read Sequence (M5-4 = (1,0))



4IO Word Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The 4IO Word Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to E7H. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap Around” feature for the following E7H commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

10.20 Set Read Parameters (C0h)

In QPI STR mode, to accommodate a wide range of applications with different needs for either maximum read frequency or minimum data access latency, “Set Read Parameters (C0h)” instruction can be used to configure the number of dummy clocks for “Fast Read (0Bh)”, “4IO Read (EBH)”, “Burst Read with Wrap (0Ch)”, “Buffer Read (9Bh)”&“Read SFDP Mode (5Ah)”instructions, and to configure the number of bytes of “Wrap Length” for the “Burst Read with Wrap (0Ch)” instruction.

In QPI DTR mode, to accommodate a wide range of applications with different needs for minimum data access latency, “Set Read Parameters (C0h)” instruction to configure the number of bytes of “Wrap Length” for the “DTR Burst Read with Wrap(0Eh)” instruction. But for QPI DTR read command, “DTR Fast Read (0Dh)”, “DTR 4IO Read (EDH)”, “DTR Burst Read with Wrap (0Eh)”, their dummy cycles are fixed.

In Standard SPI mode, the “Set Read Parameters (C0h)” instruction is not accepted. The “Wrap Length” is set by W5-4 bit in the “Set Burst with Wrap (77h)” instruction. This setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

The default “Wrap Length” after a power up or a Reset instruction is 8 bytes, the default number of dummy clocks is 10 for QPI STR read command. Whenever the device is switched from SPI mode to QPI mode the number of dummy clocks or Wrap Length should be set again, prior to any read instructions (QPI STR read command: 0Bh, EBH, 0Ch, 9Bh,5Ah; QPI DTR read command: 0Eh).

Summary for QPI read command dummy cycles

QPI/OPI	STR/DTR	Read Command	Parameter P7-P4	Dummy cycles
QPI	STR	0BH/EBH/0CH/ 9BH/ 5AH	X, X, 0, 0	10(Default)
			X, X, 0, 1	4
			X, X, 1, 0	6
			X, X, 1, 1	8
QPI	DTR	0DH/0EH	X, X, X, X	8
		EDH	X, X, X, X	8

Summary for QPI read command Wrap Length

QPI/OPI	STR/DTR	Read command	P1-P0	Wrap Length
QPI	STR	0CH	0,0	8-byte
			0,1	16-byte
			1,0	32-byte
			1,1	64-byte
QPI	DTR	0EH	0,0	8-byte
			0,1	16-byte
			1,0	32-byte
			1,1	64-byte

The diagram illustrates the timing for an SPI read operation. The signals are:

- CS#**: Chip Select, active low, asserted at the start of cycle 0 and deasserted at the start of cycle 4.
- SCLK**: Serial Clock, with four clock cycles labeled 0, 1, 2, and 3.
- SI(IO0)**: Serial Input, which is a tri-state output during the read operation. It is high-impedance (X) before and after the read, and outputs the command 'C0H' during cycle 0.
- SO(IO1)**: Serial Output, which is a tri-state input during the read operation. It is high-impedance (X) before and after the read, and outputs data bytes P4, P5, P6, and P7 during cycles 0, 1, 2, and 3 respectively.
- WP#(IO2)**: Write Protect, active low, asserted during cycle 0 and deasserted at the start of cycle 4.
- HOLD#(IO3)**: Hold, active low, asserted during cycle 0 and deasserted at the start of cycle 4.

The read operation is initiated by the 'C0H' command on SI(IO0) during cycle 0. Data is then read from SO(IO1) over the next four clock cycles (0-3).

The “Burst Read with Wrap (0CH)” command provides an alternative way to perform the read operation with “Wrap Around” in QPI mode. This command is similar to the “Fast Read (0BH)” command in QPI mode, except the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap Around” once the ending boundary is reached. The “Wrap Length” and the number of dummy clocks can be configured by the “Set Read Parameters (C0H)” command.

Timing diagram for a read operation. The diagram shows the relationship between CS# (Chip Select), SCLK (Serial Clock), and data signals SI(IO0), SO(IO1), WP#(IO2), and HOLD#(IO3) over 15 clock cycles (0 to 14).

CS# is active low. SCLK is the clock signal. The data signals are shown in hexagonal boxes, indicating the data value at each clock cycle.

The diagram is divided into four address ranges:

- A23-16: Cycles 2 to 5
- A15-8: Cycles 6 to 9
- A7-0: Cycles 10 to 13
- Dummy: Cycle 14


The data signals are shown in hexagonal boxes, indicating the data value at each clock cycle. The data is transferred in bytes (Byte1 and Byte2).

A note indicates that the "Set Read Parameters" command (C0H) can set the number of dummy clocks.

10.22 DTR Burst Read with Wrap (0Eh)

The “DTR Burst Read with Wrap (0EH)” command provides an alternative way to perform the read operation with “Wrap Around” in QPI mode. This command is similar to the “Fast Read (0BH)” command in QPI mode, except the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap Around” once the ending boundary is reached. The “Wrap Length” and the number of dummy clocks can be configured by the “Set Read Parameters (C0H)” command.

Figure 10-22 Burst Read with Wrap Sequence (QPI)



10.23 Data Learning Pattern

The data learning pattern supports system/memory controller determine valid window of data output more easily and improve data capture reliability while the flash memory is running in high frequency.

Data learning pattern can be enabled or disabled by setting the bit0 of Configure Register (data learning pattern enable bit). Once the DLP bit is set, the data learning pattern is inputted into dummy cycles.

Enabling data learning pattern bit (DLP bit) will not affect the function of continue read mode bit. In dummy cycles, continuous mode bit still operates with the same function. Data learning pattern will output after continuous mode bit.

The data learning pattern is a fixed 8-bit data pattern (00110100). For STR (single transfer rate) instructions, the complete 8 bits will start to output right after the continuous mode bit. While dummy cycle is not sufficient of 8 cycles, the rest of the DLP bits will be cut. For STR QPI read instructions, DLP function is not valid for 4 dummy cycle. For DTR (double transfer rate) instructions, the complete 8 bits will start to output during the last 4 dummy cycle.

Figure 10-23 Fast Read with DLP bits output Sequence




Figure 10-23a Dual Read with DLP bits output Sequence




Figure 10-23b Quad Read with DLP bits output Sequence




Figure 10-23c 4IO Read with DLP bits output Sequence




Figure 10-23d QPI Read instructions with DLP bits output Sequence




Figure 10-23e DTR 1IO Read with DLP bits output Sequence




Figure 10-23f DTR 2IO Read with DLP bits output Sequence






Figure 10-23g DTR 4IO Read with DLP bits output Sequence



10.24 Enable QPI (38H)

The device support both Standard/Dual/Quad SPI and QPI. The “Enable QPI (38H)” command can switch the device from SPI mode to QPI mode. See the command Table 2a for all support QPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-1 must be set to 1 first, and “Enable QPI (38H)” command must be issued. If the QE bit is 0, the “Enable QPI (38H)” command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


Figure 10-24 Enable QPI Sequence (38H)



10.25 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the “Disable QPI (FFH)” command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 10-25a Disable QPI Sequence (QPI)



10.26 Page Erase (81H)

The Page Erase (PE) instruction is for erasing the data of the chosen Page to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Erase (PE). The self-timed Page Erase Cycle time (t_{PE}) is initiated as soon as Chip Select (CS#) goes high. The Write in progress (WIP) bit still can be check out during the Page Erase cycle is in progress. The WIP sets 1 during the t_{PE} timing, and sets 0 when Page Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

To perform a Page Erase with the standard page size (256 bytes), an instruction of 81h must be clocked into the device followed by three address bytes comprised of 2-page address bytes that specify the page in the main memory to be erased, and 1 dummy byte.

The sequence of issuing PE instruction is: CS# goes low → sending PE instruction code → 3-byte address on SI → CS# goes high.

Figure 10-26 Page Erase Sequence (Command 81h)





Figure 10-26a Page Erase Sequence (QPI)



10.27 Sector Erase (20H)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE).

The self-timed Sector Erase Cycle time (t_{SE}) is initiated as soon as Chip Select (CS#) goes high. The Write in progress (WIP) bit still can be checked out during the Sector Erase cycle is in progress. The WIP sets 1 during the t_{SE} timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the sector is protected by BP4, BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the sector.

Any address of the sector is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

Figure 10-27 Sector Erase (SE) Sequence (Command 20h)





Figure 10-27c Sector Erase (SE) Sequence (QPI)



10.28 Block Erase (52H)

The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K).

The self-timed Block Erase Cycle time (tBE1) is initiated as soon as Chip Select (CS#) goes high. The Write in progress (WIP) bit still can be checked out during the Block Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Any address of the block is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte has been latched-in); otherwise, the instruction will be rejected and not executed.

The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP4, BP3, BP2, BP1, BP0 bits, the array data will be protected (no change) and the WEL bit still be reset.

Figure 10-28 Block Erase 32K(BE32K) Sequence (Command 52h)





Figure 10-28a Block Erase 32K (BE32K) Sequence (QPI)



10.29 Block Erase (D8H)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE).

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Block Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP4, BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the block.

Any address of the block is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Figure 10-29 Block Erase (BE) Sequence (Command D8h)





Figure 10-29a Block Erase (BE) Sequence (QPI)



10.30 Chip Erase (60H/C7H)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP4, BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when all Block Protect (BP4, BP3, BP2, BP1, BP0) are set to "None protected".

Figure 10-30 Chip Erase (CE) Sequence (Command 60 or C7)





Figure 10-30a Chip Erase (CE) Sequence (QPI)



10.31 Page Program (02H)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The self-timed Page Program Cycle time (t_{PP}) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Page Program cycle is in progress. The WIP sets 1 during the t_{PP} timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP4, BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed. The SIO [3:1] are "don't care".

The CS# must be kept low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

Figure 10-31 Page Program (PP) Sequence (Command 02h)





Figure 10-31a Page Program (PP) Sequence (QPI)




10.32 Quad Page Program (32H)

The Quad Page Program (QPP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (QPP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as data input, which can improve programmer performance and the effectiveness of application. The QPP operation frequency supports as fast as fQPP. The other function descriptions are as same as standard page program.

The sequence of issuing QPP instruction is: CS# goes low → sending QPP instruction code → 3-byte address on SIO0 → at least 1-byte on data on SIO [3:0] → CS# goes high.

Figure 10-32 Quad Page Program (QPP) Sequence (Command 32h)



10.33 Buffer Clear (9EH)

The Buffer Clear instruction is for reset all buffer data to "FF". The data buffer will be 256 bytes (normal mode) or 512bytes (dual page mode) or 1024 bytes (quad page mode).

The Buffer data reset will begin when the CS# pin goes high. There is a latency of tBC, after which the device is ready to accept the next instruction.

Figure 10-33 Buffer Clear Sequence (Command 9EH)





Figure 10-33a Buffer Clear Sequence (QPI)



10.34 Buffer Load (9AH)

The Buffer Load instruction is for load main memory data to the data buffer. The data buffer will be 256 bytes (normal mode) or 512bytes (dual page mode) or 1024 bytes (quad page mode). The address Am-A8(normal mode) or Am-A9(dual page mode) or Am-A10(quad page mode) which specify the page in main memory to be load data to buffer.

The transfer of the page of data from the main memory to the buffer will begin when the CS# pin goes high. During the page transfer time (tBL), the WIP bit in the Status Register can be read to determine whether or not the transfer has been completed.

Figure 10-34 Buffer Load Sequence (Command 9Ah)





Figure 10-35a Buffer Load Sequence (QPI)



10.35 Buffer Read (9BH)

The Buffer Read instruction is for reading data out from the data buffer. The data buffer will be 256 bytes (normal mode) or 512bytes (dual page mode) or 1024 bytes (quad page mode). The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole data buffer can be read out at a single Buffer Read instruction. The address counter rolls over to 0 when the highest address (FFH for normal mode / 1FFH for dual page mode / 3FFH for quad page mode) has been reached.

While Program/Erase /Write Status Register cycle is in progress, Buffer Read instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 10-35 Buffer Read Sequence (Command 9BH)





Figure 10-35a Buffer Read Sequence (QPI)



10.36 Buffer Write (9CH)

The Buffer Write instruction is for send data to data buffer. The data buffer size will be 256 bytes (normal mode) or 512bytes (dual page mode) or 1024 bytes (quad page mode). The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted in.

If the end of the data buffer is reached, the device will wrap around back to the beginning of the buffer. Data will continue to be loaded into the data buffer until CS Pin goes to high.

Figure 10-36 Buffer Write Sequence (Command 9Ch)





Figure 10-36a Buffer Write Sequence (QPI)



10.37 Buffer to Main Memory Page Program (9DH)

The Buffer to Main Memory Page Program instruction allows data that is stored in the data buffers to be written into a pre-erased page in the main memory array. It is necessary that the page in main memory to be written be previously erased in order to avoid programming errors. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Buffer to Main Memory Page Program instruction. The data buffer will be 256 bytes (normal mode) or 512bytes (dual page mode) or 1024 bytes (quad page mode). The address Am-A8(normal mode) or Am-A9(dual page mode) or Am-A10(quad page mode) which specify the page in main memory to be programmed.

The sequence of issuing Buffer to Main Memory Page Program instruction is: CS# goes low→ sending Buffer to Main Memory Page Program instruction code→3-byteaddressonSI→CS# goes high.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Buffer to Main Memory Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP4, BP3, BP2, BP1, BP0 bits, the Buffer to Main Memory Page Program instruction will not be executed.

Figure 10-37 Buffer to Main Memory Page Program Sequence (Command 9Dh)





Figure 10-37a Buffer to Main Memory Page Program Sequence (QPI)



10.38 Erase Security Registers (44H)

The product provides three 1024-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.


The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers.

Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	00	Don't care
Security Register #2	00H	0010	00	Don't care
Security Register #3	00H	0011	00	Don't care

Figure 10-38 Erase Security Registers (ERSCUR) Sequence (Command 44)



10.39 Program Security Registers (42H)


The Program Security Registers command is similar to the Page Program command. It allows from 1 to 1024 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command.

As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	00	Byte Address
Security Register #2	00H	0010	00	Byte Address
Security Register #3	00H	0011	00	Byte Address

Figure 10-39 Program Security Registers (PRSCUR) Sequence (Command 42h)




10.40 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by address bytes and dummy cycles, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out, each bit being shifted out, at a Max frequency fC, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	00	Byte Address
Security Register #2	00H	0010	00	Byte Address
Security Register #3	00H	0011	00	Byte Address

Figure 10-40 Read Security Registers(RDSCUR) Sequence (Command 48)



10.41 Deep Power-down (B9H)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instructions: CS# goes low → sending DP instruction code → CS# goes high.

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP), Read Electronic Signature (RES) instruction and reset instruction. (RES instruction to allow the ID been read out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not be executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode and reducing the current to ISB2.

Figure 10-41 Deep Power-down (DP) Sequence (Command B9h)





Figure 10-41a Deep Power-down (DP) Sequence (QPI)



10.42 Release from Deep Power-Down (ABH), Read Electronic Signature (ABH)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven high, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by t_{RES2} , and Chip Select (CS#) must remain High for at least $t_{RES2}(\text{max})$. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/ write cycle in progress.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of t_{RES2} to transit to standby mode, and CS# must remain to high at least $t_{RES2}(\text{max})$. Once in the standby mode, the device waits to be selected, so it can be receiving, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power-Down Mode.

Figure 10-42 Read Electronic Signature (RES) Sequence (Command ABh)




Figure 10-42a Read Electronic Signature (RES) Sequence (QPI)




Figure 10-42b Release from Deep Power-down (RDP) Sequence (Command ABH)





Figure 10-42c Release from Deep Power-down (RDP) Sequence (QPI)



10.43 Read Electronic Manufacturer ID & Device ID (90H)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in "Table ID Definitions".

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7~A0). After which the manufacturer ID for PUYA (85h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

Figure 10-43 Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90h)





Figure 10-43a Read Electronic Manufacturer & Device ID (REMS) Sequence (QPI)




10.44 Dual I/O Read Electronic Manufacturer ID & Device ID (92H)

The DREMS instruction is similar to the REMS command and returns the JEDEC assigned manufacturer ID which takes two pins: SIO0, SIO1 as address input and ID output I/O

The instruction is initiated by driving the CS# pin low and shift the instruction code "92h" followed by two dummy bytes and one byte's address (A7~A0). After which, the Manufacturer ID for PUYA (85h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high

Figure 10-44 DUAL I/O Read Electronic Manufacturer & Device ID (DREMS) Sequence (Command 92h)




10.45 Quad I/O Read Electronic Manufacturer ID & Device ID (94H)

The QREMS instruction is similar to the REMS command and returns the JEDEC assigned manufacturer ID which takes four pins: SIO0, SIO1, SIO2, SIO3 as address input and ID output I/O

The instruction is initiated by driving the CS# pin low and shift the instruction code "94h" followed by two dummy bytes and one byte's address(A7~A0). After which, the Manufacturer ID for PUYA (85h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

Figure 10-45 QUAD I/O Read Electronic Manufacturer & Device ID (QREMS) Sequence (Command 94h)



10.46 Read Identification (9FH)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The PUYA Manufacturer ID and Device ID are list as "Table. ID Definitions".

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 10-46 Read Identification (RDID) Sequence (Command 9Fh)




Figure 10-46a Read Identification (RDID) Sequence (QPI)




Table ID Definitions

P25Q64SH	RDID command	manufacturer ID	memory type	memory density
		85	60	17
	RES command	electronic ID		
		16		
	REMS command	manufacturer ID	device ID	
		85	16	

10.47 Program/Erase Suspend (75H)/Resume(7AH)

The Suspend instruction interrupts a Page Program, Page Erase, Sector Erase, or Block Erase operation to allow access to the memory array. After the program or erase operation has entered the suspended state, the memory array can be read except for the page being programmed or the sector or block being erased.

Readable Area of Memory While a Program or Erase Operation are Suspended

Suspended Operation	Readable Region of Memory Array
Page Program	All but the Page being programmed
Page Erase	All but the Page being erased
Sector Erase(4KB)	All but the 4KB Sector being erased
Block Erase(32KB)	All but the 32KB Block being erased
Block Erase(64KB)	All but the 64KB Block being erased

When the Serial NOR Flash receives the Suspend instruction, there is a latency of tPSL or tESL before the Write Enable Latch (WEL) bit clears to “0” and the SUS sets to “1”, after which the device is ready to accept one of the commands listed in "Table Acceptable Commands During Program/Erase Suspend after tPSL/tESL" (e.g. FAST READ). Refer to "AC Characteristics" for tPSL and tESL timings. "Table Acceptable Commands During Suspend (tPSL/tESL not required)" lists the commands for which the tPSL and tESL latencies do not apply. For example, RDSR, RDSCUR, RSTEN, and RST can be issued at any time after the Suspend instruction.

Status Register bit 15 (SUS) can be read to check the suspend status. The SUS (Suspend Bit) sets to “1” when a program or erase operation is suspended. The SUS clears to “0” when the program or erase operation is resumed.

Acceptable Commands During Program/Erase Suspend after tPSL/tESL


Command name	Command Code	Program Suspend	Erase Suspend
READ	03H	•	•
FAST READ	0BH	•	•
DTRFRD	0DH	•	•
DREAD	3BH	•	•
QREAD	6BH	•	•
2READ	BBH	•	•
2DTRD	BDH	•	•
4READ	EBH	•	•
4DTRD	EDH	•	•
Burst Read with Wrap	0CH	•	•
DTR Burst Read with Wrap	0EH	•	•
QPIEN	38H	•	•
Disable QPI	FFH	•	•
RDSFDP	5AH	•	•
RDID	9FH	•	•
REMS	90H	•	•
DREMS	92H	•	•
QREMS	94H	•	•
RDSCUR	48H	•	•
SBL	77H	•	•
Set Read Parameter	C0H	•	•
WREN	06H		•

Command name	Command Code	Program Suspend	Erase Suspend
RESUME	7AH	•	•
PP	02H		•
QPP	32H		•
Buffer clear	9EH		•
Buffer load	9AH		•
Buffer read	9BH	•	•
Buffer write	9CH		•
Buffer to memory program	9DH		•
Individual Block Lock	36H		
Individual Block Unlock	39H		•
Read Block Lock Status	3DH	•	•
Global Block Lock	7EH		

Acceptable Commands During Suspend (tPSL/tESL not required)

Command name	Command Code	Program Suspend	Erase Suspend
WRDI	04H	•	•
RDSR	05H	•	•
RDSR2	35H	•	•
RES	ABH	•	•
RSTEN	66H	•	•
RST	99H	•	•
NOP	00H	•	•

Figure 10-47 Resume to Suspend Latency



10.48 Erase Suspend to Program

The “Erase Suspend to Program” feature allows Page Programming while an erase operation is suspended. Page Programming is permitted in any unprotected memory except within the sector of a suspended Sector Erase operation or within the block of a suspended Block Erase operation. The Write Enable (WREN) instruction must be issued before any Page Program instruction.

A Page Program operation initiated within a suspended erase cannot itself be suspended and must be allowed to finish before the suspended erase can be resumed. The Status Register can be polled to determine the status of the Page Program operation. The WEL and WIP bits of the Status Register will remain “1” while the Page Program operation is in progress and will both clear to “0” when the Page Program operation completes.

Figure 10-48 Suspend to Read/Program Latency





Figure 10-48a Suspend to Read/Program Latency (QPI)



Notes:

1. Please note that Program only available after the Erase-Suspend operation
2. To check suspend ready information, please read status register bit15 (SUS)

10.49 Program Resume and Erase Resume(7AH)

The Resume instruction resumes a suspended Page Program, Page Erase, Sector Erase, or Block Erase operation. Before issuing the Resume instruction to restart a suspended erase operation, make sure that there is no Page Program operation in progress.

Immediately after the Serial NOR Flash receives the Resume instruction, the WEL and WIP bits are set to "1" and the SUS is cleared to "0". The program or erase operation will continue until finished ("Resume to Read Latency") or until another Suspend instruction is received. A resume-to-suspend latency of t_{PRS} or t_{ERS} must be observed before issuing another Suspend instruction ("Resume to Suspend Latency").

Figure 10-49 Resume to Read Latency





Figure 10-49a Resume to Read Latency (QPI)



10.50 No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

10.51 Individual Block Lock (36H)

The Individual Block Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block Locks, the WPS bit in Configure Register must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, BP [4:0] bits in the Status Registers. The Individual Block Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

The SBLK instruction is for write protection a specified block (or sector) of memory, using Am-A16 or (Am-A12) address bits to assign a 64Kbyte block (or 4K bytes sector) to be protected as read only.

The WREN (Write Enable) instruction is required before issuing SBLK instruction.

Figure 10-51 Individual Block Lock (Command 36h)





Figure 10-51a Individual Block Lock (QPI)



10.52 Individual Block Unlock (39H)

The Individual Block Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block Locks, the WPS bit in Configure Register must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, BP [4:0] bits in the Status Registers. The Individual Block Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

The SBULK instruction will cancel the block (or sector) write protection state using Am-A16 or (Am-A12) address bits to assign a 64Kbyte block (or 4K bytes sector) to be unprotected.

The WREN (Write Enable) instruction is required before issuing SBULK instruction.

Figure 10-52 Individual Block Unlock (Command 39h)





Figure 10-52a Individual Block Unlock (QPI)



10.53 Read Block Lock Status (3DH)

The Individual Block Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block Locks, the WPS bit in Configure Register must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, BP [4:0] bits in the Status Registers. The Individual Block Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

The RDBLOCK instruction is for reading the status of protection lock of a specified block (or sector), using Am-A16 (or Am-A12) address bits to assign a 64K bytes block (4K bytes sector) and read protection lock status bit which the first byte of Read-out cycle. The status bit is "1" to indicate that this block has be protected, that user can read only but cannot write/program /erase this block. The status bit is "0" to indicate that this block hasn't be protected, and user can read and write this block.

SPI and QPI command cycle can accept by this instruction.

Figure 10-53 Read Block Lock Status (Command 3DH)





Figure 10-53a Read Block Lock Status (QPI)



10.54 Global Block Lock (7EH)

The GBLK instruction is for enable the lock protection block of the whole chip. The WREN (Write Enable) instruction is required before issuing GBLK instruction.

The sequence of issuing GBLK instruction is: CS# goes low → send GBLK (7Eh) instruction → CS# goes high.

SPI and QPI command cycle can accept by this instruction. The SIO [3:1] are "don't care" in SPI mode. The CS# must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be executed.

Figure 10-54 Global Block Lock (Command 7Eh)





Figure 10-54a Global Block Lock (QPI)



10.55 Global Block Unlock (98H)

The GBULK instruction is for disable the lock protection block of the whole chip. The WREN (Write Enable) instruction is required before issuing GBULK instruction.

The sequence of issuing GBULK instruction is: CS# goes low → send GBULK (98h) instruction → CS# goes high. SPI and QPI command cycle can accept by this instruction. The SIO [3:1] are "don't care" in SPI mode. The CS# must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be executed.

Figure 10-55 Global Block Unlock (Command 98h)





Figure 10-55a Global Block Unlock (QPI)



10.56 Software Reset (66H/99H)

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to a standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.

The SIO [3:1] are "don't care".

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

Figure 10-56 Software Reset Recovery




Figure 10-56a Reset Sequence





Figure 10-56b Reset Sequence (QPI)




10.57 RESET

Driving the RESET# pin low for a period of tRLRH or longer will reset the device. After reset cycle, the device is at the following states:

- Standby mode
- All the volatile bits such as WEL/WIP/SRAM lock bit will return to the default status as power on.

If the device is under programming or erasing, driving the RESET# pin low will also terminate the operation and data could be lost. During the resetting cycle, the SO data becomes high impedance and the current will be reduced to minimum.

Figure 10-57 RESET Timing



RESET Timing (Power On)

Symbol	Parameter	Min.	Typ.	Max.	Unit
tRHSL	Reset# high before CS# low	1			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	1			us
tREADY1	Reset Recovery time	30			us

RESET Timing (Other Operation)

Symbol	Parameter	Min.	Typ.	Max.	Unit
tRHSL	Reset# high before CS# low	1			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	1			us
tREADY2	Reset Recovery time (except WRSR/WRCR)	30			us
	Reset Recovery time (for WRSR/WRCR)		8	12	ms


10.58 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each P25Qxx device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → Dummy Byte1 → Dummy Byte2 → Dummy Byte3 → Dummy Byte4 → 128bit Unique ID Out → CS# goes high.

The command sequence is show below.

Figure 10-58 Read Unique ID (RUID) Sequence (Command 4BH)



10.59 Read SFDP Mode (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

Detail SFDP data please contact Puya.

Figure 10-59 Read Serial Flash Discoverable Parameter (RDSFDP) Sequence





Figure 10-59a Read Serial Flash Discoverable Parameter (RDSFDP) Sequence (QPI)



11 Ordering Information

	P	25	Q	64	S	H	A	-	SS	H	-	I	T
Company Designator													
P = Puya Semiconductor													
Product Family													
25 = SPI interface flash													
Product Serial													
Q=Q serial													
Memory Density													
64S = 64Mb													
Operation Voltage													
H = 2.3V~3.6V													
Generation													
A = A Version Default = blank													
Package Type													
SS = SOP8 150mil QV = USON8 4x4x0.45mm													
SU = SOP8 208mil WX = WSON8 6x5x0.75mm													
WF = WAFER WY = WSON8 6x5x0.75mm													
UX = USON8 3x2x0.55mm													
Plating Technology													
H: RoHS Compliant Halogen free, Antimony free													
Device Grade													
I = -40~85C													
Packing Type													
T = TUBE													
R = TAPE & REEL													
Y = TRAY													
W = WAFER													

12 Valid Part Numbers and Top Marking


The following table provides the valid part numbers for the P25Q64SH Flash Memory. Please contact PUYA for specific availability by density and package type. PUYA Flash memories use a 14-digit Product Number for ordering.

Package Type	Product Number	Density	Top Side Marking	Temp.	Packing Type
SS SOP8 150mil	P25Q64SH-SSH-IT	64M-bit	P25Q64SH xxxxxxx	85C	Tube
SS SOP8 150mil	P25Q64SH-SSH-IR	64M-bit	P25Q64SH xxxxxxx	85C	Reel
SU SOP8 208mil	P25Q64SH-SUH-IT	64M-bit	P25Q64SH xxxxxxx	85C	Tube
SU SOP8 208mil	P25Q64SH-SUH-IR	64M-bit	P25Q64SH xxxxxxx	85C	Reel
QV USON8 4x4mm	P25Q64SH-QVH-IR	64M-bit	PQ64S Hxxx	85C	Reel
WX WSO8 6x5mm	P25Q64SH-WXH-IR	64M-bit	P25Q64SH xxxxxxx	85C	Reel
WY WSO8 6x5mm	P25Q64SH-WYH-IR	64M-bit	P25Q64SH xxxxxxx	85C	Reel
UX USON8 3x2mm	P25Q64SH-UXH-IR	64M-bit	PQ64S Hxxx	85C	Reel


Note: The package marked with "**", if necessary, please contact Puya sales.

13 Package Information


13.1 8-Lead SOP(150mil)




13.2 8-Lead SOP(208mil)




13.3 8-Land WSON(6x5x0.75mm)-WX




13.4 8-Land WSON(6x5x0.75mm)-WY



13.5 8-Land USON(4x4x0.45mm)



13.6 8-Land USON(3x2x0.55mm)



14 Revision History

Rev.	Date	Description	Note
1.0	2021-11-22	Initial Release	-
1.1	2021-12-09	Add DRV0&DRV1 Option	-
1.2	2021-12-28	Add WY(WSON8 6x5xmm) POD	-
1.3	2022-8-16	Add USON8 3x2x0.55mm package type Update SOP8(150mil/208mmil), USON8 4x4x0.45mm, WSON8 6x5x0.75mm POD	-
1.4	2022-10-26	Update Ultra Low Power Consumption Update Absolute Maximum Ratings Add VIL Min and VIH Max value	-
1.5	2024-07-25	1. Update default Drive Strength 2. Delete duplicate description for Max Read Freq 3. Correct timing chart typo 4. Delete SFDP table 5. Update format: delete date at the homepage; delete directory; update IMPORTANT NOTICE at last page	-

IMPORTANT NOTICE

Puya reserve the right to make changes, corrections, enhancements, modifications to Puya products and/or to this document at any time with -out notice. Purchasers should obtain the latest relevant information of Puya products before placing orders.

Puya products are sold pursuant to terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice and use of Puya products. Puya does not provide service support and assumes no responsibility when products that are used on its own or designated third party products.

Puya hereby disclaims any license to any intellectual property rights, express or implied.

Resale of Puya products with provisions inconsistent with the information set forth herein shall void any warranty granted by Puya.

Any with Puya or Puya logo are trademarks of Puya. All other product or service names are the property of their respective owners.

The information in this document supersedes and replaces the information in the previous version.

Puya Semiconductor Co., Ltd. - All rights reserved