

# Model Name: P315XW01V0

Issue Date: 2009/11/05

(\*)Preliminary Specifications

( )Final Specifications

Customer Signature	Date	AUO	Date				
Approved By		Approval By PM Director  Frank Hsu					
Note		Reviewed By RD Director  Eugene CC Chen					
		Reviewed By Project Leader  Boat Chen					
		Prepared By PM  Marcus Lai  ———————————————————————————————————					

Tel: 01925 419090

## **Contents**

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORMS
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTIONS
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM

Tel: 01925 419090



## **Record of Revision**

Version	Date	Page	Description

Tel: 01925 419090

### 1. General Description

This specification applies to the 31.5 inch Color TFT-LCD Module P315XW01V0. This LCD module has a TFT active matrix type liquid crystal panel 1,366 x 768 pixels, and diagonal size of 31.5 inch. This module supports 1,366 x 768 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The P315XW01V0 has been designed to apply the 8-bit 1 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

#### \* General Information

Items	Specification	Unit	Note
Active Screen Size	31.5	inch	
Display Area	697.685 (H) x 392.256(V)	mm	
Outline Dimension	760.0 (H) x 450.0 (V) x 46.9(D)	mm	With inverter
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit, 16.7M	Colors	
Number of Pixels	1,366 x 768	Pixel	
Pixel Pitch	0.51075	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=11%

Tel: 01925 419090



### 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be  $39\ \square$  and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of  $40\Box$  or less. At temperatures greater than  $40\Box$ , the wet bulb temperature must not exceed  $39\Box$ .

Note 3: Surface temperature is measured at 50°C Dry condition



Tel: 01925 419090

### 3. Electrical Specification


The P315XW01V0 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input for BLU is to power inverter.

#### 3.1 Electrical Characteristics

	Parameter	Symbol		Value		Unit	Note
	rarameter	Symbol	Min.	Тур.	Max	Offic	Note
LCD							
Power Sup	ply Input Voltage	$V_{DD}$	10.8	12	13.2	$V_{DC}$	1
Power Sup	ply Input Current	I <sub>DD</sub>		0.3		Α	2
Power Cor	sumption	Pc		3.6		Watt	2
Inrush Cur	rent	I <sub>RUSH</sub>		2	3	Α	3
11/100	Differential Input High Threshold Voltage	V <sub>TH</sub>			+100	mV	4
LVDS Interface	Differential Input Low Threshold Voltage	$V_{TL}$	-100			mV	4
Interface	Input Common Mode Voltage	V <sub>ICM</sub>	1.1	1.25	1.4		4
CMOS	Input High Threshold Voltage	V <sub>IH</sub> (High)	2.7		3.3	V <sub>DC</sub>	-
Interface	Input Low Threshold Voltage	V <sub>IL</sub> (Low)	0		0.6	V <sub>DC</sub>	
Backlight F	Power Consumption	P <sub>BL</sub>		55		Watt	
Life Time			50,000			Hours	8


#### Note:

- 1. The ripple voltage should be controlled under 10% of  $V_{\text{CC}}$
- 2. Test Condition:
  - (1)  $V_{DD} = 12.0V$
  - (2) Fv = 60Hz
  - (3) F<sub>CLK</sub> = 80 Mhz (typ.), 86Mhz (max)
  - (4) Temperature = 25  $\square$
  - (5) Test Pattern: White Pattern
- 3. Measurement condition: Rising time = 400us




Tel: 01925 419090

**4.**  $V_{ICM} = 1.25V$ 



5. Input Channel Pair Skew Margin



- **6.** Do not attach a conducting tape to lamp connecting wire. If the lamp wire attach to conducting tape, TFT-LCD Module have a low luminance and the inverter has abnormal action because leakage current occurs between lamp wire and conducting tape.
- 7. The relative humidity must not exceed 80% non-condensing at temperatures of 40 or less. At temperatures greater than 40, the wet bulb temperature must not exceed 39. When operate at low temperatures, the brightness of CCFL will drop and the life time of CCFL will be reduced.
- **8.** Specified values are for a single lamp only which is aligned horizontally. The lifetime is defined as the time which luminance of the lamp is 50% compared to its original value. [Operating condition: Continuous operating at Ta = 25±2°C]

Tel: 01925 419090



#### 3.2 Interface Connections

B BRAEMAC

• LCD Connector - FFC connector on source board : P-two 196282-30041

Pin No		P-two 196282-30041
1	Reserved	No Connect ( AUO Internal Use)
2	Reserved	No Connect ( AUO Internal Use)
3	Reserved	No Connect ( AUO Internal Use)
4	GND	Ground
5	R_0-	LVDS Channel, Signal 0-
6	R_0+	LVDS Channel, Signal 0+
7	GND	Ground
8	R_1-	LVDS Channel, Signal 1-
9	R_1+	LVDS Channel, Signal 1+
10	GND	Ground
11	R_2-	LVDS Channel, Signal 2-
12	R_2+	LVDS Channel, Signal 2+
13	GND	Ground
14	R_CLK-	LVDS Channel, Clock -
15	R_CLK+	LVDS Channel, Clock +
16	GND	Ground
17	R_3-	LVDS Channel, Signal 3-
18	R_3+	LVDS Channel, Signal 3+
19	GND	Ground
20	Reserved	No Connect ( AUO Internal Use)
21	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA
22	Reserved	No Connect ( AUO Internal Use)
23	GND	Ground
24	GND	Ground
25	GND	Ground
26	$V_{DD}$	Operating Voltage Supply, +12V DC Regulated
27	$V_{DD}$	Operating Voltage Supply, +12V DC Regulated
28	$V_{DD}$	Operating Voltage Supply, +12V DC Regulated
29	$V_{DD}$	Operating Voltage Supply, +12V DC Regulated
30	$V_{DD}$	Operating Voltage Supply, +12V DC Regulated

Tel: 01925 419090




#### ● LCD Connector - LVDS connector on transfer board : Starconn 093G30-B0001A-1

1         VCC         +12V, DC, Regulated           2         VCC         +12V, DC, Regulated           3         VCC         +12V, DC, Regulated           4         VCC         +12V, DC, Regulated           5         GND         Ground and Signal Return           6         GND         Ground and Signal Return           7         GND         Ground and Signal Return           8         GND         Ground and Signal Return           9         LVDS Option         Open/High(3.3V) for NS, Low(GND) for JEIDA           10         Reserved         NC(Aging)AUO internal test           11         GND         Ground and Signal Return for LVDS           12         RINO-         LVDS Channel O positive           13         RINO-         LVDS Channel O positive           14         GND         Ground and Signal Return for LVDS           15         RIN1-         LVDS Channel 1 positive           16         RIN1+         LVDS Channel 1 positive           17         GND         Ground and Signal Return for LVDS           18         RIN2-         LVDS Channel 2 positive           20         GND         Ground and Signal Return for LVDS           21         RCLK-         <	Pin No.		Starconn 093G30-B0001A-1
3 VCC +12V, DC, Regulated 4 VCC +12V, DC, Regulated 5 GND Ground and Signal Return 6 GND Ground and Signal Return 7 GND Ground and Signal Return 8 GND Ground and Signal Return 9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RINO- LVDS Channel 0 negative 13 RINO+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	1	VCC	+12V, DC, Regulated
4 VCC +12V, DC, Regulated 5 GND Ground and Signal Return 6 GND Ground and Signal Return 7 GND Ground and Signal Return 8 GND Ground and Signal Return 9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RINO- LVDS Channel 0 negative 13 RINO+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK- LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	2	VCC	+12V, DC, Regulated
5 GND Ground and Signal Return 6 GND Ground and Signal Return 7 GND Ground and Signal Return 8 GND Ground and Signal Return 9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RIN0- LVDS Channel 0 negative 13 RIN0+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	3	VCC	+12V, DC, Regulated
6 GND Ground and Signal Return 7 GND Ground and Signal Return 8 GND Ground and Signal Return 9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RIN0- LVDS Channel 0 negative 13 RIN0+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 pegative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	4	VCC	+12V, DC, Regulated
7 GND Ground and Signal Return 8 GND Ground and Signal Return 9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RIN0- LVDS Channel 0 negative 13 RIN0+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	5	GND	Ground and Signal Return
8 GND Ground and Signal Return 9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RINO- LVDS Channel 0 negative 13 RINO+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 positive 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock negative 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	6	GND	Ground and Signal Return
9 LVDS Option Open/High(3.3V) for NS, Low(GND) for JEIDA 10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RIN0- LVDS Channel 0 negative 13 RIN0+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	7	GND	Ground and Signal Return
10 Reserved NC(Aging)AUO internal test 11 GND Ground and Signal Return for LVDS 12 RIN0- LVDS Channel 0 negative 13 RIN0+ LVDS Channel 0 positive 14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	8	GND	Ground and Signal Return
11 GND Ground and Signal Return for LVDS  12 RIN0- LVDS Channel 0 negative  13 RIN0+ LVDS Channel 0 positive  14 GND Ground and Signal Return for LVDS  15 RIN1- LVDS Channel 1 negative  16 RIN1+ LVDS Channel 1 positive  17 GND Ground and Signal Return for LVDS  18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	9	LVDS Option	Open/High(3.3V) for NS, Low(GND) for JEIDA
12 RIN0- LVDS Channel 0 negative  13 RIN0+ LVDS Channel 0 positive  14 GND Ground and Signal Return for LVDS  15 RIN1- LVDS Channel 1 negative  16 RIN1+ LVDS Channel 1 positive  17 GND Ground and Signal Return for LVDS  18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	10	Reserved	NC(Aging)AUO internal test
13 RIN0+ LVDS Channel 0 positive  14 GND Ground and Signal Return for LVDS  15 RIN1- LVDS Channel 1 negative  16 RIN1+ LVDS Channel 1 positive  17 GND Ground and Signal Return for LVDS  18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	11	GND	Ground and Signal Return for LVDS
14 GND Ground and Signal Return for LVDS 15 RIN1- LVDS Channel 1 negative 16 RIN1+ LVDS Channel 1 positive 17 GND Ground and Signal Return for LVDS 18 RIN2- LVDS Channel 2 negative 19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	12	RIN0-	LVDS Channel 0 negative
15 RIN1- LVDS Channel 1 negative  16 RIN1+ LVDS Channel 1 positive  17 GND Ground and Signal Return for LVDS  18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	13	RIN0+	LVDS Channel 0 positive
16 RIN1+ LVDS Channel 1 positive  17 GND Ground and Signal Return for LVDS  18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	14	GND	Ground and Signal Return for LVDS
17 GND Ground and Signal Return for LVDS  18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	15	RIN1-	LVDS Channel 1 negative
18 RIN2- LVDS Channel 2 negative  19 RIN2+ LVDS Channel 2 positive  20 GND Ground and Signal Return for LVDS  21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	16	RIN1+	LVDS Channel 1 positive
19 RIN2+ LVDS Channel 2 positive 20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	17	GND	Ground and Signal Return for LVDS
20 GND Ground and Signal Return for LVDS 21 RCLK- LVDS Clock negative 22 RCLK+ LVDS Clock positive 23 GND Ground and Signal Return for LVDS 24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	18	RIN2-	LVDS Channel 2 negative
21 RCLK- LVDS Clock negative  22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	19	RIN2+	LVDS Channel 2 positive
22 RCLK+ LVDS Clock positive  23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	20	GND	Ground and Signal Return for LVDS
23 GND Ground and Signal Return for LVDS  24 RIN3- LVDS Channel 3 negative  25 RIN3+ LVDS Channel 3 positive  26 GND Ground and Signal Return for LVDS  27 Reserved NC (AUO internal test)  28 Reserved NC (AUO internal test)  29 GND Ground and Signal Return	21	RCLK-	LVDS Clock negative
24 RIN3- LVDS Channel 3 negative 25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	22	RCLK+	LVDS Clock positive
25 RIN3+ LVDS Channel 3 positive 26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	23	GND	Ground and Signal Return for LVDS
26 GND Ground and Signal Return for LVDS 27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	24	RIN3-	LVDS Channel 3 negative
27 Reserved NC (AUO internal test) 28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	25	RIN3+	LVDS Channel 3 positive
28 Reserved NC (AUO internal test) 29 GND Ground and Signal Return	26	GND	Ground and Signal Return for LVDS
29 GND Ground and Signal Return	27	Reserved	NC (AUO internal test)
	28	Reserved	NC (AUO internal test)
30 GND Ground and Signal Return	29	GND	Ground and Signal Return
<u> </u>	30	GND	Ground and Signal Return

Tel: 01925 419090




#### • LVDS Option = High/Open → NS



Note: x = 1, 2, 3, 4...

#### ● LVDS Option = Low → JEIDA



Tel: 01925 419090

Note: x = 1, 2, 3, 4...



#### 3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Signal	Item	Symbol	Min.	Тур.	Max	Unit			
	Period	Tv	784	810	1015	Th			
Vertical Section	Active	Tdisp (v)		768					
	Blanking	Tblk (v)	16	42	247	Th			
	Period	Th	1460	1648	2000	Tclk			
Horizontal Section	Active	Tdisp (h)		1366					
	Blanking	Tblk (h)	94	282	634	Tclk			
Clock	Frequency	Fclk=1/Tclk	50	80	86	MHz			
Vertical Frequency	Frequency	Fv	47	60	63	Hz			
Horizontal Frequency	Frequency	Fh	43	48	53	KHz			


#### Notes:

- (1) Display position is specific by the rise of DE signal only.
  Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1,366 DCLK or less than 768 lines, the rest of the screen displays black.

Tel: 01925 419090

Fax: 01925 419091

(4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



Tel: 01925 419090



#### 3.5 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.


#### Color Data Reference

											I	npu	t Cc	lor l	Data	a									
	RED									GREEN						BLUE									
	Color	MS	В					LS	SB	MS	В					LS	SB	MS	В					LS	3B
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	ВЗ	B2	B1	во
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Tel: 01925 419090



#### 3.6 Power Sequence for LCD



Description		11.9				
Parameter	Min.	Type.	Max.	Unit		
t1	0.4		30	ms		
t2	0.1			ms		
t3	200			ms		
t4	0*1			ms		
t5	0			ms		
t6			*2	ms		
t7	500			ms		

#### Note:

(1) T4=0: concern for residual pattern before BLU turn off.

(2) T6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)

Tel: 01925 419090





The backlight unit contains 4U CCFLs (Cold Cathode Fluorescent Lamp)

#### 3.7.1 Electrical specification

lta va	C: m	a la a l	Condition		Spec		Unit	Note
Item	Sym	IOGI	Condition	Min.	Тур.	Max.	Unit	Note
Input Voltage	VD	DB	-	21.6	24	26.4	VDC	-
Input Current	I <sub>DI</sub>	DB	VDDB=24V	2.18	2.29	2.4	ADC	1
Input Power	PD	DB	VDDB=24V	52	55	58	W	1
Inrush Current	I <sub>RU</sub>	JSH	VDDB=24V	-	-	3.61	ADC	2
Operating Frequency	FE	3L	VDDB=24V	53	55	57	KHz	
0/0#		ON	\/DDD-04\/	2	-	5.5	\/DC	-
On/Off control voltage	$V_{BLON}$	OFF	VDDB=24V	0	-	0.8	VDC	-
On/Off control current	I <sub>BL</sub>	ON	VDDB=24V	-	-	1.5	mA	-
Internal PWM Dimming	V IPW	MAX	VDDD-04V	3.0	-	3.3	VDC	-
Control Voltage	_M	MIN	VDDB=24V	-	0	-	VDC	-
Internal PWM Dimming Control Current	I_IP	WM	VDDB=24V	-	-	2	mADC	-
Internal PWM Dimming Ratio	R_IF	NW	VDDB=24V	10	-	100	%	
External PWM	V EP	MAX	VDDB=24V	2	-	3.3	\/DC	-
Control Voltage	ΨM	MIN	VDDB=24V	0	-	0.8	VDC	-
External PWM Control Current	I_EF	NW	VDDB=24V	-	-	2	mADC	-
External PWM Duty ratio	D_EF	PWM	VDDB=24V	10	-	100	%	3
External PWM Frequency	F_EF	PWM	VDDB=24V	120	180	240	Hz	-

Note 1 : Dimming ratio= 100% (MAX) ( Ta=25 $\pm$ 5 $\Box$ , Turn on for 45minutes ) Note 2 : Measurement condition Rising time = 20ms (VDDB : 10%~90%);


Tel: 01925 419090



#### 3.7.2 Input Pin Assignment

• Inverter Connector : Cl0114M1 HRL-NH (Cvilux)

Pin	Symbol	Description	
1	VDDB	Operating Voltage Supply, +24V DC regulated	
2	VDDB	Operating Voltage Supply, +24V DC regulated	
3	VDDB	Operating Voltage Supply, +24V DC regulated	
4	VDDB	Operating Voltage Supply, +24V DC regulated	
5	VDDB	Operating Voltage Supply, +24V DC regulated	
6	BLGND	Ground and Current Return	
7	BLGND	Ground and Current Return	
8	BLGND	Ground and Current Return	
9	BLGND	Ground and Current Return	
10	BLGND	Ground and Current Return	
11	DET	BLU status detection:	
11	DET	Normal : 0~0.8V ; Abnormal : Open collector	
	BLU On-Off control:		
12	VBLON	High/Open (3.3V~5.5V) : BL On ;	
		Low (0~0.8V/GND) : BL off	
13	VDIM(**)	Internal PWM (0~3.3V for 10~100% Duty, open for 100%)	
ווטע (* )		< NC ; at External PWM mode>	
14	PDIM(*)	External PWM (10%~100% Duty, open for 100%)	
14	PDIIVI( )	< NC ; at Internal PWM mode>	



PWM Dimming: include Internal and External PWM Dimming


Note: If external PWM function includes 10% dimming ratio. Judge condition as below:

Tel: 01925 419090


- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3) Uniformity and flicker could NOT be guaranteed



#### 3.7.3 Power Sequence for Inverter



#### • Dip condition for Inverter



Parameter		Units		
	Min	Тур	Max	Units
T1	20	-	-	ms
T2	500	-	-	ms
Т3	250	-	-	ms
T4	0	-	-	ms
T5	1	-	-	ms
T6	-	-	10	ms


Tel: 01925 419090



### 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\varphi$  and  $\theta$  equal to 0°.

Fig 1 presents additional information concerning the measurement equipment and method.



	Parameter		Values			114	Nede
raiailletei		Symbol	Min.	Тур.	Max	Unit	Notes
Contrast Ratio		CR	2,400	3,000			1
Surface Luminance (White)		L <sub>WH</sub>	360	450		cd/m <sup>2</sup>	2
Luminance '	Variation	δ <sub>WHITE(9P)</sub>			1.3		3
Response T	ime (G to G)	Тү		6.5		Ms	4
Color Gamut		NTSC		72		%	
	Red	R <sub>X</sub>		0.64	- - - Typ.+0.03 - -		
		R <sub>Y</sub>		0.33			
	Green	G <sub>X</sub>	Typ0.03	0.29			
Color		$G_Y$		0.60			
Coordinates	Blue	B <sub>X</sub>	тур0.03	0.15			
		$B_Y$		0.06			
	White	W <sub>X</sub>		0.280			
		$W_{Y}$		0.290			
	x axis, right(φ=0°)	$\theta_{r}$		89		degree	5
Viewing	x axis, left(φ=180°)	θι		89		degree	5
Angle	y axis, up(φ=90°)	$\theta_{\text{u}}$		89		degree	5
	y axis, down (φ=270°)	$\theta_{d}$		89		degree	5

Tel: 01925 419090




## P315XW01V0 Product Specification

Note:

1. Contrast Ratio (CR) is defined mathematically as:

2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see Fig 2.L<sub>WH</sub>=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

Fig 2 Luminance



3. The variation in surface luminance,  $\delta WHITE$  is defined (center of screen) as:

 $\delta_{WHITE(9P)}\text{= Maximum}(L_{on1},\ L_{on2},\ldots,L_{on9})\text{/ Minimum}(L_{on1},\ L_{on2},\ldots L_{on9})$ 

4. Response time  $T_{\gamma}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on  $F_{\nu}$ =60Hz to optimize.


Measured		Target					
Response Time		0%	25%	50%	75%	100%	
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%	
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%	
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%	
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%	
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%		

Tel: 01925 419090



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see Fig 3.

#### Fig 3 Viewing Angle



Tel: 01925 419090



### 5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model P315XW01V0. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	760.0mm	
	Vertical	450.0mm	
Outline Dimension	Б. //	46.9mm	
	Depth	(w/ inverter & shielding)	
Bezel Opening	Horizontal	703.8mm	
	Vertical	398.4mm	
Active Display Area	Horizontal	697.685mm	
Active Display Area	Vertical	392.256mm	
Weight	5,000 g (Typ.)		
Surface Treatment	AG, Haze=11%, 3H		

Tel: 01925 419090



#### Front View




© Copyright AUO Optronics Corp. 2009 All Rights Reserved.

Tel: 01925 419090 Fax: 01925 419091



#### Back View



Tel: 01925 419090

© Copyright AUO Optronics Corp. 2009 All Rights Reserved.



## 6. Reliability Test Items

No.	Test Item	Q'ty	Condition
1	High temperature storage test	3	60□, 300hrs
2	Low temperature storage test	3	-20□, 300hrs
3	High temperature operation test	3	50□, 300hrs
4	Low temperature operation test	3	-5□, 300hrs
			Wave form : random
			Vibration level : 1.5G RMS
5	Vibration test (non-operation)	3	Bandwidth: 10-300Hz
			Duration: X, Y, Z 30min
			One time for each direction
			Shock level: 50G
6	Shock test (non-operation)	3	Waveform: half since wave, 11ms
			Direction: ±X, ±Y, ±Z, One time each direction
_	A CLASSICAL AND A CLASSICAL AN		Random wave (1.5G RMS, 10-200Hz)
7	Vibration test (With carton)	3	30mins/ Per each X,Y,Z axes
			Height: 45.7 cm
8	Drop test (With carton)	3	1 corner, 3 edges, 6 surfaces
			(ASTMD4169-I)

Tel: 01925 419090



#### 7. International Standard

#### 7.1 Safety

- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1: 2001, IEC 60065:2001; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

#### **7.2 EMC**

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.

Tel: 01925 419090

Fax: 01925 419091


(3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




### 8. Packing

#### 8.1 Definition of Label

Panel Label






#### **Green mark description**

- (1) For Pb Free Product, AUO will add 6 for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.

  Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)


#### Carton Label



Tel: 01925 419090 Fax: 01925 419091



### 8.2 Packing Methods:




Tel: 01925 419090



### 8.3 Pallet and Shipment Information

Item		Specification				
	iteiii	Quantity	Dimension	Weight (kg)	Remark	
1	Packing BOX	4pcs/box	832(L)mm*283(W)mm*545(H)mm	24.1		
2	Pallet	1 1150(L)mm*840(W)mm*132(H)mm		13		
3	Boxes per Pallet	8 boxes/Pa	3 boxes/Pallet			
4	Panels per Pallet	32pcs/palle	32pcs/pallet			
5	Pallet after	N/A	1150(L)mm*840(W)mm*2460(H)mm	205.8		
	packing	1 4// 1	1100(L)////// 040(11)//////	200.0		



Tel: 01925 419090



#### 9. Precautions

Please pay attention to the followings when you use this TFT LCD module.

#### 9.1 Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer.

  Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 9.2 Operation Precautions

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

Tel: 01925 419090 Fax: 01925 419091



#### 9.3 Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

#### 9.4 Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

#### 9.5 Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5□ and 35□ at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 9.6 Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

Tel: 01925 419090